{"id":"https://openalex.org/W3135906938","doi":"https://doi.org/10.1109/jssc.2021.3061508","title":"Colonnade: A Reconfigurable SRAM-Based Digital Bit-Serial Compute-In-Memory Macro for Processing Neural Networks","display_name":"Colonnade: A Reconfigurable SRAM-Based Digital Bit-Serial Compute-In-Memory Macro for Processing Neural Networks","publication_year":2021,"publication_date":"2021-03-09","ids":{"openalex":"https://openalex.org/W3135906938","doi":"https://doi.org/10.1109/jssc.2021.3061508","mag":"3135906938"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2021.3061508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3061508","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100706959","display_name":"Hyunjoon Kim","orcid":"https://orcid.org/0000-0001-9906-073X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Hyunjoon Kim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056917810","display_name":"Taegeun Yoo","orcid":"https://orcid.org/0000-0001-9876-7725"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taegeun Yoo","raw_affiliation_strings":["Samsung Electronics, Hwaseong, South Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076628109","display_name":"Tony Tae-Hyoung Kim","orcid":"https://orcid.org/0000-0002-1779-1799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tony Tae-Hyoung Kim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035469250","display_name":"Bongjin Kim","orcid":"https://orcid.org/0000-0001-5397-9628"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bongjin Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering at University of California at Santa Barbara, Santa Barbara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering at University of California at Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100706959"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":11.4352,"has_fulltext":false,"cited_by_count":170,"citation_normalized_percentile":{"value":0.9906844,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":100},"biblio":{"volume":"56","issue":"7","first_page":"2221","last_page":"2233"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7551742792129517},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6309001445770264},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5887623429298401},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5771293044090271},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4461977779865265},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.438425213098526},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.42251837253570557},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3871249556541443},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3603268265724182}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7551742792129517},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6309001445770264},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5887623429298401},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5771293044090271},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4461977779865265},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.438425213098526},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.42251837253570557},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3871249556541443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3603268265724182},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2021.3061508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3061508","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":60,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W1902934009","https://openalex.org/W1999085092","https://openalex.org/W2048266589","https://openalex.org/W2067523571","https://openalex.org/W2112796928","https://openalex.org/W2163605009","https://openalex.org/W2285660444","https://openalex.org/W2289252105","https://openalex.org/W2300242332","https://openalex.org/W2319920447","https://openalex.org/W2513554817","https://openalex.org/W2524428287","https://openalex.org/W2563587242","https://openalex.org/W2565960208","https://openalex.org/W2593564159","https://openalex.org/W2594492285","https://openalex.org/W2606722458","https://openalex.org/W2773339846","https://openalex.org/W2777372517","https://openalex.org/W2782511028","https://openalex.org/W2790511620","https://openalex.org/W2790556218","https://openalex.org/W2801000640","https://openalex.org/W2809624076","https://openalex.org/W2895531329","https://openalex.org/W2904299207","https://openalex.org/W2906048113","https://openalex.org/W2906663849","https://openalex.org/W2920326572","https://openalex.org/W2921131065","https://openalex.org/W2922487710","https://openalex.org/W2950138172","https://openalex.org/W2963114950","https://openalex.org/W2963367920","https://openalex.org/W2964203871","https://openalex.org/W2964228333","https://openalex.org/W2976137532","https://openalex.org/W2985727781","https://openalex.org/W3000301330","https://openalex.org/W3015887053","https://openalex.org/W3016014942","https://openalex.org/W3016021860","https://openalex.org/W3017968097","https://openalex.org/W4247198796","https://openalex.org/W6637373629","https://openalex.org/W6639703010","https://openalex.org/W6684191040","https://openalex.org/W6698200048","https://openalex.org/W6700264148","https://openalex.org/W6727208969","https://openalex.org/W6734062232","https://openalex.org/W6734592959","https://openalex.org/W6748163181","https://openalex.org/W6748877789","https://openalex.org/W6748967906","https://openalex.org/W6753069482","https://openalex.org/W6760647915","https://openalex.org/W6776125218","https://openalex.org/W6776778896"],"related_works":["https://openalex.org/W2030816003","https://openalex.org/W2076325756","https://openalex.org/W81423522","https://openalex.org/W3151633427","https://openalex.org/W1509860481","https://openalex.org/W2150013480","https://openalex.org/W1989362889","https://openalex.org/W2012045996","https://openalex.org/W2365454866","https://openalex.org/W3048835745"],"abstract_inverted_index":{"This":[0],"article":[1],"(Colonnade)":[2],"presents":[3],"a":[4,35,45,52,61,65,70,125,134,139,182,208,218],"fully":[5,147],"digital":[6,12,95,131,187,210,269,293,307],"bit-serial":[7,31,222,248,273,308],"compute-in-memory":[8],"(CIM)":[9],"macro.":[10,224],"The":[11,56,225,322],"CIM":[13,118,144,223],"macro":[14,145,226],"is":[15,73,102,127,146,214,310,326],"designed":[16],"for":[17,50,169,295,306],"processing":[18,170,296],"neural":[19,79,172,297],"networks":[20,173],"with":[21,174,301,317],"reconfigurable":[22,148,191],"1-16":[23,219,318],"bit":[24,220,319,331],"input":[25,153],"and":[26,34,48,68,94,109,138,152,237,272,283,292,315,332],"weight":[27,151],"precisions":[28],"based":[29],"on":[30,265],"computing":[32,51,249,274,309],"architecture":[33,89],"novel":[36],"all-digital":[37],"bitcell":[38,126,211],"structure.":[39],"A":[40,120,299],"column":[41,46,57],"of":[42,78,163,268,289],"bitcells":[43,305],"forms":[44],"MAC":[47,122],"used":[49,168],"multiply-and-accumulate":[53],"(MAC)":[54],"operation.":[55],"MACs":[58],"placed":[59],"in":[60,115,124,129,149,197,235],"row":[62],"work":[63],"as":[64],"single":[66],"neuron":[67],"computes":[69,227],"dot-product,":[71],"which":[72],"an":[74],"essential":[75],"building":[76],"block":[77],"network":[80],"accelerators.":[81],"Several":[82],"key":[83],"features":[84],"differentiate":[85],"the":[86,91,130,142,164,232,247,253,266,276],"proposed":[87,143],"Colonnade":[88,277],"from":[90,104,155,242],"existing":[92],"analog":[93,117,165,291],"implementations.":[96],"First,":[97],"its":[98],"full-digital":[99],"circuit":[100],"implementation":[101],"free":[103],"process":[105],"variation,":[106],"noise":[107],"susceptibility,":[108],"data-conversion":[110],"overhead":[111,255],"that":[112,213,239],"are":[113,195,240],"prevalent":[114],"prior":[116,290],"macros.":[119],"bitwise":[121],"operation":[123,262],"performed":[128],"domain":[132],"using":[133,312],"custom-designed":[135],"XNOR":[136],"gate":[137],"full-adder.":[140],"Second,":[141],"both":[150,280,287],"precision":[154],"1":[156,330],"to":[157,181,201,217,244,260],"16":[158,336],"bit.":[159,337],"So":[160],"far,":[161],"most":[162],"macros":[166],"were":[167],"quantized":[171],"very":[175],"low":[176],"input/weight":[177],"precisions,":[178,192],"mainly":[179],"due":[180,200,259],"memory":[183,204,236],"density":[184],"issue.":[185],"Recent":[186],"accelerators":[188],"have":[189],"implemented":[190,311],"but":[193],"they":[194],"inferior":[196],"energy":[198,284,324],"efficiency":[199,285,325],"significant":[202],"off-chip":[203],"access.":[205],"We":[206],"present":[207],"regular":[209],"array":[212],"readily":[215],"reconfigured":[216],"weight-stationary":[221],"parallel":[228],"dot-product":[229],"operations":[230],"between":[231],"weights":[233],"stored":[234],"inputs":[238],"serialized":[241],"LSB":[243],"MSB.":[245],"Finally,":[246],"scheme":[250],"significantly":[251],"reduces":[252],"area":[254],"while":[256],"sacrificing":[257],"latency":[258],"bit-by-bit":[261],"cycles.":[263],"Based":[264],"benefits":[267,288],"CIM,":[270],"reconfigurability,":[271],"architecture,":[275],"can":[278],"achieve":[279],"high":[281],"performance":[282],"(i.e.,":[286],"accelerators)":[294],"networks.":[298],"test-chip":[300],"128":[302],"\u00d7128":[303],"SRAM-based":[304],"65-nm":[313],"technology":[314],"tested":[316],"weight/input":[320],"precisions.":[321],"measured":[323],"117.3":[327],"TOPS/W":[328,334],"at":[329,335],"2.06":[333]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":53},{"year":2024,"cited_by_count":46},{"year":2023,"cited_by_count":38},{"year":2022,"cited_by_count":26},{"year":2021,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}