{"id":"https://openalex.org/W3120251947","doi":"https://doi.org/10.1109/jssc.2020.3047431","title":"A Power-Efficient Fractional-N DPLL With Phase Error Quantized in Fully Differential-Voltage Domain","display_name":"A Power-Efficient Fractional-N DPLL With Phase Error Quantized in Fully Differential-Voltage Domain","publication_year":2021,"publication_date":"2021-01-13","ids":{"openalex":"https://openalex.org/W3120251947","doi":"https://doi.org/10.1109/jssc.2020.3047431","mag":"3120251947"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2020.3047431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2020.3047431","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072417715","display_name":"Lianbo Wu","orcid":"https://orcid.org/0000-0002-0457-2386"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Lianbo Wu","raw_affiliation_strings":["ETH Z\u00fcrich, Z\u00fcrich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054925904","display_name":"Thomas Burger","orcid":"https://orcid.org/0000-0002-1399-5444"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas Burger","raw_affiliation_strings":["ETH Z\u00fcrich, Z\u00fcrich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032599331","display_name":"Philipp Sch\u00f6nle","orcid":"https://orcid.org/0000-0002-1586-6988"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Philipp Schonle","raw_affiliation_strings":["ETH Z\u00fcrich, Z\u00fcrich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111442846","display_name":"Qiuting Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Qiuting Huang","raw_affiliation_strings":["ETH Z\u00fcrich, Z\u00fcrich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072417715"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":1.6168,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.8288897,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":100},"biblio":{"volume":"56","issue":"4","first_page":"1254","last_page":"1264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6262739896774292},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6090573668479919},{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.5648529529571533},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5426474213600159},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4861161708831787},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4645077586174011},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41970694065093994},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.417169451713562},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.38596779108047485},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38410234451293945},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2670961320400238},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17346245050430298}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6262739896774292},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6090573668479919},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.5648529529571533},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5426474213600159},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4861161708831787},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4645077586174011},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41970694065093994},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.417169451713562},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.38596779108047485},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38410234451293945},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2670961320400238},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17346245050430298},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2020.3047431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2020.3047431","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1544882865","https://openalex.org/W1901918705","https://openalex.org/W1965174157","https://openalex.org/W1978866341","https://openalex.org/W1983587166","https://openalex.org/W2028941857","https://openalex.org/W2033675564","https://openalex.org/W2036880312","https://openalex.org/W2038027628","https://openalex.org/W2054933520","https://openalex.org/W2084208879","https://openalex.org/W2096434843","https://openalex.org/W2101004723","https://openalex.org/W2102596261","https://openalex.org/W2108324407","https://openalex.org/W2120912680","https://openalex.org/W2146298723","https://openalex.org/W2148601149","https://openalex.org/W2166268103","https://openalex.org/W2176814745","https://openalex.org/W2288286056","https://openalex.org/W2292016009","https://openalex.org/W2342426112","https://openalex.org/W2346049708","https://openalex.org/W2468148494","https://openalex.org/W2521349449","https://openalex.org/W2528482522","https://openalex.org/W2559073178","https://openalex.org/W2758621295","https://openalex.org/W2888480449","https://openalex.org/W2896315564","https://openalex.org/W2899157295","https://openalex.org/W2901368319","https://openalex.org/W2921886179","https://openalex.org/W2925500871","https://openalex.org/W2962846423","https://openalex.org/W3003987747","https://openalex.org/W3048762142","https://openalex.org/W4252762980","https://openalex.org/W4285719527","https://openalex.org/W6659660600","https://openalex.org/W6696526775","https://openalex.org/W6697001340","https://openalex.org/W6765621072"],"related_works":["https://openalex.org/W1488060887","https://openalex.org/W2380467267","https://openalex.org/W1980525453","https://openalex.org/W2325206724","https://openalex.org/W2059960378","https://openalex.org/W2043945969","https://openalex.org/W2103754166","https://openalex.org/W2139484866","https://openalex.org/W2058003010","https://openalex.org/W1994059163"],"abstract_inverted_index":{"This":[0,165],"article":[1],"presents":[2],"a":[3,26,57,83,91,113,121,168],"power-efficient":[4,40],"low-jitter":[5],"fractional-N":[6,80,150],"digital":[7],"phase-locked":[8],"loop":[9],"(DPLL)":[10],"that":[11],"resolves":[12],"phase":[13],"error":[14],"(PE)":[15],"in":[16,36,49,134,148],"the":[17,37,45,50,79,96,108,149],"fully":[18],"differential":[19,85,100],"voltage":[20,111],"(FDV)":[21],"domain.":[22],"Compared":[23],"with":[24,56,90,152],"adopting":[25],"traditional":[27],"time-to-digital":[28],"converter":[29,88,128],"(TDC),":[30],"which":[31,117],"relies":[32],"on":[33],"gate":[34],"delay":[35],"time":[38],"domain,":[39],"quantization":[41],"of":[42,170,173],"PE":[43],"by":[44,82,120],"proposed":[46],"conversion":[47],"scheme":[48],"FDV":[51],"domain":[52],"can":[53],"be":[54],"accomplished":[55],"higher":[58],"power-supply/common-mode":[59],"rejection":[60],"ratio":[61],"(PSRR/CMRR),":[62],"lower":[63],"process,":[64],"voltage,":[65],"and":[66,72],"temperature":[67],"(PVT)":[68],"sensitivity,":[69],"finer":[70],"resolution,":[71],"better":[73],"linearity.":[74],"The":[75,130,176],"implemented":[76,133],"DPLL":[77],"covers":[78],"operation":[81],"10-bit":[84],"current":[86],"digital-to-analog":[87],"(DAC)":[89],"resistive":[92],"load":[93],"to":[94,105,145,167],"represent":[95],"fractional":[97,180],"phase/time.":[98],"A":[99],"dv/dt":[101],"ramp":[102],"is":[103,118,183],"employed":[104],"linearly":[106],"transfer":[107],"preset":[109],"initial":[110],"into":[112],"small":[114],"phase/voltage":[115],"error,":[116],"digitized":[119],"narrow-range":[122],"fine-resolution":[123],"7-bit":[124],"self-timed":[125],"successive-approximation-register":[126],"analog-to-digital":[127],"(SAR-ADC).":[129],"prototype":[131],"DPLL,":[132],"130-nm":[135],"CMOS,":[136],"achieves":[137],"101-fs":[138],"rms":[139],"jitter,":[140],"integrated":[141],"from":[142],"10":[143],"kHz":[144],"40":[146],"MHz,":[147],"mode":[151],"sub-12-bit":[153],"fractional-frequency-control":[154],"words,":[155],"using":[156],"an":[157],"80-MHz":[158],"reference":[159],"clock":[160],"(REF),":[161],"consuming":[162],"9.2":[163],"mW.":[164],"corresponds":[166],"figure":[169],"merit":[171],"(FoM)":[172],"-250.3":[174],"dB.":[175],"measured":[177],"worst":[178],"case":[179],"spur":[181],"level":[182],"-56":[184],"dBc.":[185]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":3}],"updated_date":"2026-03-05T09:29:38.588285","created_date":"2025-10-10T00:00:00"}