{"id":"https://openalex.org/W3110533210","doi":"https://doi.org/10.1109/jssc.2020.3038616","title":"A 617-TOPS/W All-Digital Binary Neural Network Accelerator in 10-nm FinFET CMOS","display_name":"A 617-TOPS/W All-Digital Binary Neural Network Accelerator in 10-nm FinFET CMOS","publication_year":2020,"publication_date":"2020-12-03","ids":{"openalex":"https://openalex.org/W3110533210","doi":"https://doi.org/10.1109/jssc.2020.3038616","mag":"3110533210"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2020.3038616","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2020.3038616","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030456056","display_name":"Phil Knag","orcid":"https://orcid.org/0000-0001-6794-8806"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Phil C. Knag","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-6794-8806","affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014493157","display_name":"Gregory K. Chen","orcid":"https://orcid.org/0000-0002-4813-3844"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gregory K. Chen","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-4813-3844","affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003823095","display_name":"H. Ekin Sumbul","orcid":"https://orcid.org/0000-0001-6812-8033"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Ekin Sumbul","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-6812-8033","affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074467331","display_name":"Raghavan Kumar","orcid":"https://orcid.org/0000-0001-7399-1886"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raghavan Kumar","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-7399-1886","affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109275074","display_name":"Steven K. Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven K. Hsu","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Agarwal","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-4220-3346","affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061466560","display_name":"Monodeep Kar","orcid":"https://orcid.org/0000-0002-9318-6793"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Monodeep Kar","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101677870","display_name":"Seongjong Kim","orcid":"https://orcid.org/0000-0002-8263-4597"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seongjong Kim","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-8263-4597","affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark A. Anders","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081032347","display_name":"Himanshu Kaul","orcid":"https://orcid.org/0000-0003-1586-7486"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Himanshu Kaul","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram K. Krishnamurthy","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-2428-7099","affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1854,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.88244995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"56","issue":"4","first_page":"1082","last_page":"1092"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6490472555160522},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5637199878692627},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49525848031044006},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.4517499804496765},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.43512430787086487},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4310899078845978},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.41406866908073425},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.41205042600631714},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.39503800868988037},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36969947814941406},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2541165351867676},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.19404351711273193},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1723822057247162},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11589759588241577}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6490472555160522},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5637199878692627},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49525848031044006},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.4517499804496765},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.43512430787086487},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4310899078845978},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.41406866908073425},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.41205042600631714},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.39503800868988037},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36969947814941406},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2541165351867676},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.19404351711273193},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1723822057247162},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11589759588241577},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2020.3038616","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2020.3038616","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W2085503707","https://openalex.org/W2242818861","https://openalex.org/W2267635276","https://openalex.org/W2300242332","https://openalex.org/W2319920447","https://openalex.org/W2563587242","https://openalex.org/W2591601611","https://openalex.org/W2593564159","https://openalex.org/W2594492285","https://openalex.org/W2745228312","https://openalex.org/W2782511028","https://openalex.org/W2787310733","https://openalex.org/W2790511620","https://openalex.org/W2792893539","https://openalex.org/W2793168176","https://openalex.org/W2794288888","https://openalex.org/W2800341536","https://openalex.org/W2891442728","https://openalex.org/W2894696827","https://openalex.org/W2895531329","https://openalex.org/W2912910336","https://openalex.org/W2920326572","https://openalex.org/W2921967969","https://openalex.org/W2922086978","https://openalex.org/W2963029056","https://openalex.org/W2963221280","https://openalex.org/W2963367920","https://openalex.org/W2963893493","https://openalex.org/W2976137532","https://openalex.org/W2982050681","https://openalex.org/W3000301330","https://openalex.org/W3015432327","https://openalex.org/W3016014942","https://openalex.org/W3016021860","https://openalex.org/W3020173600","https://openalex.org/W3041451060","https://openalex.org/W3048617363","https://openalex.org/W4247198796","https://openalex.org/W4295262505","https://openalex.org/W6690026940","https://openalex.org/W6693397755","https://openalex.org/W6700264148","https://openalex.org/W6734592959","https://openalex.org/W6748967906","https://openalex.org/W6750171416","https://openalex.org/W6760738572","https://openalex.org/W6775788069","https://openalex.org/W6776125218","https://openalex.org/W6776151492","https://openalex.org/W6776778896"],"related_works":["https://openalex.org/W3181746755","https://openalex.org/W2117014006","https://openalex.org/W2521062615","https://openalex.org/W3016958897","https://openalex.org/W4233815414","https://openalex.org/W2372170743","https://openalex.org/W4283379348","https://openalex.org/W1558545464","https://openalex.org/W2735477435","https://openalex.org/W2965967938"],"abstract_inverted_index":{"A":[0],"binary":[1,169,211],"neural":[2,19],"network":[3,20],"(BNN)":[4],"chip":[5,25,58,98,111],"explores":[6],"the":[7,69,96,113,129],"limits":[8],"of":[9,71,92,105,116,151,161],"energy":[10,103,114,201,232],"efficiency":[11,104,115,202],"and":[12,29,39,125,135,157,185,190,199,217],"computational":[13],"density":[14,150,160],"for":[15,84,195,214],"an":[16],"all-digital":[17,130],"deep":[18],"(DNN)":[21],"inference":[22],"accelerator.":[23],"The":[24,56,90,108,168,209],"intersperses":[26],"data":[27,40,77],"storage":[28],"computation":[30,32],"using":[31],"near":[33],"memory":[34,82,140,159],"(CNM)":[35],"to":[36,49,67,80,99,145,173,227],"reduce":[37,68,81],"interconnect":[38],"movement":[41],"costs.":[42],"It":[43,74,229],"performs":[44],"wide":[45],"inner":[46],"product":[47],"operations":[48],"leverage":[50],"parallelism":[51,205],"inherent":[52,206],"in":[53,207],"DNN":[54,219,238],"computations.":[55],"BNN":[57,97,110],"leverages":[59,132],"lightweight":[60],"pipelining":[61],"at":[62],"a":[63,101,147,158,180],"near-threshold":[64],"voltage":[65],"(NTV)":[66],"overhead":[70],"sequential":[72],"elements.":[73],"employs":[75],"optimized":[76],"access":[78],"patterns":[79],"accesses":[83],"convolutional":[85],"operation":[86,178,212,216],"with":[87,179,235],"pooling":[88],"layers.":[89],"combination":[91],"these":[93],"techniques":[94,119],"enables":[95],"achieve":[100],"peak":[102,148],"617":[106],"TOPS/W.":[107],"digital":[109,237],"approaches":[112],"analog":[117,223],"in-memory":[118],"while":[120],"also":[121],"ensuring":[122],"deterministic,":[123],"scalable,":[124],"bit-accuracy":[126],"operation.":[127],"Moreover,":[128],"design":[131,170],"process":[133],"scaling":[134],"does":[136],"not":[137],"require":[138],"additional":[139],"transistors":[141],"or":[142],"passive":[143],"devices":[144],"attain":[146],"compute":[149],"418":[152],"TOPS/mm":[153],"<sup":[154,164],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[155,165],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[156,166],"414":[162],"KB/mm":[163],".":[167],"is":[171],"extended":[172],"enable":[174],"bit-serial":[175,210],"integer":[176],"precision":[177,198],"reconfigurable":[181],"1-b":[182],"multiplication":[183],"circuit":[184],"element-wise":[186],"partial":[187],"sum":[188],"shift":[189],"accumulate.":[191],"This":[192],"technique":[193],"allows":[194,213],"fine-grain":[196],"mixed":[197],"retains":[200],"by":[203],"exploiting":[204],"DNNs.":[208],"bit-accurate":[215],"high":[218],"accuracy":[220],"that":[221],"multibit":[222],"compute-in-memory":[224],"designs":[225],"struggle":[226],"attain.":[228],"provides":[230],"favorable":[231],"tradeoffs":[233],"compared":[234],"small-integer":[236],"accelerators.":[239]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":12},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-12T08:23:45.883708","created_date":"2025-10-10T00:00:00"}