{"id":"https://openalex.org/W3114989627","doi":"https://doi.org/10.1109/jssc.2020.3027953","title":"A Dynamic Timing Enhanced DNN Accelerator With Compute-Adaptive Elastic Clock Chain Technique","display_name":"A Dynamic Timing Enhanced DNN Accelerator With Compute-Adaptive Elastic Clock Chain Technique","publication_year":2020,"publication_date":"2020-10-13","ids":{"openalex":"https://openalex.org/W3114989627","doi":"https://doi.org/10.1109/jssc.2020.3027953","mag":"3114989627"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2020.3027953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2020.3027953","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088551028","display_name":"Tianyu Jia","orcid":"https://orcid.org/0000-0002-4570-4613"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]},{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tianyu Jia","raw_affiliation_strings":["Northwestern University, Evanston, IL, USA","School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA"],"raw_orcid":"https://orcid.org/0000-0002-4570-4613","affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I136199984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041367243","display_name":"Yuhao Ju","orcid":"https://orcid.org/0000-0003-2509-400X"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuhao Ju","raw_affiliation_strings":["Northwestern University, Evanston, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005991726","display_name":"Jie Gu","orcid":"https://orcid.org/0000-0003-2912-7294"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jie Gu","raw_affiliation_strings":["Northwestern University, Evanston, IL, USA"],"raw_orcid":"https://orcid.org/0000-0003-2912-7294","affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9085,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.74810574,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"56","issue":"1","first_page":"55","last_page":"65"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7415106296539307},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7271584272384644},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5997990369796753},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5407590270042419},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5218897461891174},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.49374303221702576},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4440208673477173},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.44019052386283875},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38846850395202637},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34279388189315796},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.33109378814697266},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.12729620933532715},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.09747183322906494}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7415106296539307},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7271584272384644},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5997990369796753},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5407590270042419},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5218897461891174},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.49374303221702576},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4440208673477173},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.44019052386283875},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38846850395202637},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34279388189315796},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.33109378814697266},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.12729620933532715},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.09747183322906494},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2020.3027953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2020.3027953","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1496024343","display_name":null,"funder_award_id":"CCF-1618065","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2158028499","https://openalex.org/W2217616241","https://openalex.org/W2220643768","https://openalex.org/W2289252105","https://openalex.org/W2493935358","https://openalex.org/W2519730952","https://openalex.org/W2593564159","https://openalex.org/W2594678906","https://openalex.org/W2606722458","https://openalex.org/W2625457103","https://openalex.org/W2792607576","https://openalex.org/W2794141774","https://openalex.org/W2808976322","https://openalex.org/W2899481200","https://openalex.org/W2920866063","https://openalex.org/W2945790802","https://openalex.org/W2946325430","https://openalex.org/W2951732054","https://openalex.org/W2964391226","https://openalex.org/W2977415399","https://openalex.org/W3015443050"],"related_works":["https://openalex.org/W4386968318","https://openalex.org/W2052455055","https://openalex.org/W2001020839","https://openalex.org/W2174922170","https://openalex.org/W2090237663","https://openalex.org/W2224788396","https://openalex.org/W2495024767","https://openalex.org/W2158864330","https://openalex.org/W1989324326","https://openalex.org/W2308963021"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,54,76,89,123,131,167,193],"deep":[4,45],"neural":[5],"network":[6],"(DNN)":[7],"accelerator":[8],"using":[9,166],"an":[10,69],"adaptive":[11],"clocking":[12],"technique":[13],"(i.e.,":[14,48],"elastic":[15,70,208],"clock":[16,71,79,93,105,118,133,136,149,209],"chain)":[17],"to":[18,74,144,190,218,236,239],"exploit":[19],"the":[20,25,99,104,146,182,203,206,227,240],"dynamic":[21,40,50],"timing":[22,41,51,59],"margin":[23,42,52],"for":[24,43,82,98,192],"2-D":[26,100],"processing":[27],"element":[28],"(PE)":[29],"array-based":[30],"DNN":[31,160],"accelerator.":[32],"To":[33],"address":[34],"two":[35],"major":[36],"challenges":[37],"on":[38,53,61,110,174],"exploiting":[39],"modern":[44],"learning":[46],"accelerators":[47],"diminishing":[49],"large":[55],"array":[56,102,156],"and":[57,114,128,162,176],"strong":[58],"dependence":[60],"runtime":[62,112],"operands),":[63],"in":[64,83],"this":[65],"work,":[66],"we":[67],"proposed":[68,207],"chain":[72],"scheme":[73,81],"provide":[75],"flexible":[77],"multi-domain":[78],"management":[80],"situ":[84],"compute":[85],"adaptability.":[86],"More":[87],"specifically,":[88],"total":[90],"of":[91,205,234,242],"16":[92,152],"domains":[94,140],"have":[95],"been":[96],"created":[97],"PE":[101,155],"with":[103,223],"periods":[106],"dynamically":[107],"adjusted":[108],"based":[109],"both":[111],"instructions":[113],"operands.":[115],"The":[116,135,171,211],"multidomain":[117],"sources":[119],"are":[120,141],"generated":[121],"from":[122],"multi-phase":[124],"delaylocked":[125],"loop":[126],"(DLL)":[127],"delivered":[129],"by":[130,188,201],"global":[132],"bus.":[134],"offsets":[137],"between":[138],"neighboring":[139],"deliberately":[142],"managed":[143],"maintain":[145],"synchronization":[147],"among":[148],"domains.":[150],"A":[151],"\u00d7":[153],"8":[154],"that":[157,181],"supports":[158],"different":[159],"dataflows":[161],"bit-precisions":[163],"was":[164,186,214],"fabricated":[165],"65-nm":[168],"CMOS":[169],"process.":[170],"measurement":[172],"results":[173],"MNIST":[175],"CIFAR-10":[177],"data":[178,197,199,225],"sets":[179],"showed":[180],"effective":[183],"operating":[184],"frequency":[185],"improved":[187],"up":[189,217,235],"19%":[191],"single":[194],"instruction":[195],"multiple":[196],"(SIMD)":[198],"flow":[200],"enabling":[202],"operation":[204],"chain.":[210],"performance":[212,232],"improvement":[213,233],"converted":[215],"into":[216],"34%":[219],"energy":[220],"saving.":[221],"Compared":[222],"SIMD":[224],"flow,":[226],"systolic":[228],"dataflow":[229],"shows":[230],"reduced":[231],"11%":[237],"due":[238],"consideration":[241],"all":[243],"in-flight":[244],"operand":[245],"values.":[246]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}