{"id":"https://openalex.org/W3088696068","doi":"https://doi.org/10.1109/jssc.2020.3024204","title":"Energy-Efficient Full-Swing Logic Circuits With Unipolar TFTs on Flexible Substrates","display_name":"Energy-Efficient Full-Swing Logic Circuits With Unipolar TFTs on Flexible Substrates","publication_year":2020,"publication_date":"2020-09-23","ids":{"openalex":"https://openalex.org/W3088696068","doi":"https://doi.org/10.1109/jssc.2020.3024204","mag":"3088696068"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2020.3024204","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2020.3024204","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100403999","display_name":"Qing Li","orcid":"https://orcid.org/0000-0001-5476-0783"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Qing Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057184115","display_name":"Czang-Ho Lee","orcid":"https://orcid.org/0000-0002-4424-0773"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Czang-Ho Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087349150","display_name":"Mohsen Asad","orcid":"https://orcid.org/0000-0002-1920-9328"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohsen Asad","raw_affiliation_strings":["Ranovus Inc., Ottawa, Canada"],"affiliations":[{"raw_affiliation_string":"Ranovus Inc., Ottawa, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023269631","display_name":"William S. Wong","orcid":"https://orcid.org/0000-0001-7543-9761"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"William S. Wong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","Waterloo Institute of Nanotechnology (WIN), University of Waterloo, Waterloo, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Waterloo Institute of Nanotechnology (WIN), University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100403999"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":1.0275,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.76543591,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":98},"biblio":{"volume":"56","issue":"6","first_page":"1949","last_page":"1958"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11272","display_name":"Nanowire Synthesis and Applications","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6533923745155334},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.64220130443573},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5884363055229187},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5711888074874878},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5505601763725281},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5248817801475525},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.5177318453788757},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5139174461364746},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5065213441848755},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4983999729156494},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4268665313720703},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3551856279373169},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2333931028842926},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2095009684562683},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20502156019210815},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2011571228504181},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13539540767669678}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6533923745155334},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.64220130443573},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5884363055229187},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5711888074874878},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5505601763725281},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5248817801475525},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.5177318453788757},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5139174461364746},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5065213441848755},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4983999729156494},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4268665313720703},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3551856279373169},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2333931028842926},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2095009684562683},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20502156019210815},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2011571228504181},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13539540767669678},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2020.3024204","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2020.3024204","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[{"id":"https://openalex.org/G8668941450","display_name":null,"funder_award_id":"516248-2017","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1984607364","https://openalex.org/W1995966930","https://openalex.org/W2041624605","https://openalex.org/W2042576343","https://openalex.org/W2052501474","https://openalex.org/W2061746260","https://openalex.org/W2062719535","https://openalex.org/W2075626538","https://openalex.org/W2088115909","https://openalex.org/W2093882228","https://openalex.org/W2124447495","https://openalex.org/W2131091902","https://openalex.org/W2158618164","https://openalex.org/W2166257584","https://openalex.org/W2288980852","https://openalex.org/W2523799647","https://openalex.org/W2566822527","https://openalex.org/W2588513880","https://openalex.org/W2592328268","https://openalex.org/W2605222172","https://openalex.org/W2780756707","https://openalex.org/W2902191839","https://openalex.org/W2908209450","https://openalex.org/W2908404790","https://openalex.org/W2921305690","https://openalex.org/W2936561757","https://openalex.org/W2998437992","https://openalex.org/W6696456338"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2580743037","https://openalex.org/W2167525841","https://openalex.org/W3023368799","https://openalex.org/W2152533674","https://openalex.org/W2114346412","https://openalex.org/W4250383491","https://openalex.org/W2159448561","https://openalex.org/W2074886140","https://openalex.org/W2102499515"],"abstract_inverted_index":{"Thin-film":[0],"transistor":[1],"(TFT)":[2],"technologies":[3,28],"often":[4],"have":[5,67],"only":[6,64],"n-type":[7,63],"conductivity,":[8],"and":[9,33,56,75],"therefore,":[10],"the":[11,80,97,113,124],"realization":[12],"of":[13,51,59],"CMOS-like":[14],"logic":[15,24,42],"gates":[16,25,43],"becomes":[17],"a":[18,49,53,57],"challenge.":[19],"Conventional":[20],"approaches":[21],"to":[22],"realize":[23],"in":[26,30],"such":[27],"result":[29],"limited":[31],"swing":[32],"excessive":[34],"direct-path":[35],"current.":[36],"In":[37,111],"this":[38],"article,":[39],"we":[40],"propose":[41],"that":[44,79],"mitigate":[45],"these":[46],"problems.":[47],"As":[48],"proof":[50],"concept,":[52],"three-to-eight":[54],"decoder":[55,81],"column":[58],"pixel":[60],"circuits":[61],"with":[62,96,108,123],"a-Si:H":[65],"TFTs":[66],"been":[68],"fabricated":[69],"on":[70],"flexible":[71],"plastic":[72],"substrates.":[73],"Simulation":[74],"measurement":[76],"results":[77],"demonstrate":[78],"maintains":[82],"unity":[83],"stage-to-stage":[84],"gain,":[85],"while":[86],"its":[87],"static":[88],"leakage":[89],"current":[90],"is":[91,103],"reduced":[92,104],"by":[93,105],"85%":[94],"compared":[95,107],"conventional":[98],"implementation.":[99],"The":[100],"layout":[101],"area":[102],"20%":[106],"prior":[109],"implementations.":[110],"addition,":[112],"circuit":[114],"performance":[115],"under":[116],"applied":[117],"mechanical":[118],"strain":[119],"was":[120],"also":[121],"consistent":[122],"theory.":[125]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}