{"id":"https://openalex.org/W3041002943","doi":"https://doi.org/10.1109/jssc.2020.3005780","title":"A 32-Gb/s 0.46-pJ/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Self-Biased PLL-Based Multiphase Clock Generator","display_name":"A 32-Gb/s 0.46-pJ/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Self-Biased PLL-Based Multiphase Clock Generator","publication_year":2020,"publication_date":"2020-07-10","ids":{"openalex":"https://openalex.org/W3041002943","doi":"https://doi.org/10.1109/jssc.2020.3005780","mag":"3041002943"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2020.3005780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2020.3005780","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100423044","display_name":"Zhao Zhang","orcid":"https://orcid.org/0000-0002-9009-9045"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Zhao Zhang","raw_affiliation_strings":["Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088432822","display_name":"Guang Zhu","orcid":"https://orcid.org/0000-0001-9970-4988"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Guang Zhu","raw_affiliation_strings":["Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100428585","display_name":"Can Wang","orcid":"https://orcid.org/0000-0002-6175-5445"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Can Wang","raw_affiliation_strings":["Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100336241","display_name":"Li Wang","orcid":"https://orcid.org/0000-0003-3937-8273"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Li Wang","raw_affiliation_strings":["Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033252398","display_name":"C. Patrick Yue","orcid":"https://orcid.org/0000-0002-0211-2394"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"C. Patrick Yue","raw_affiliation_strings":["Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100423044"],"corresponding_institution_ids":["https://openalex.org/I200769079"],"apc_list":null,"apc_paid":null,"fwci":1.7618,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.84965645,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":"55","issue":"10","first_page":"2734","last_page":"2746"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9246590733528137},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7151254415512085},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.6931878328323364},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.5531581044197083},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.509332537651062},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.5068407654762268},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.47280779480934143},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4707183241844177},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45204123854637146},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4388345181941986},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.41968441009521484},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4064880609512329},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3745132088661194},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.33203834295272827},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.2509348392486572},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.15709355473518372},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15545594692230225},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14803045988082886},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12622934579849243},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.07364249229431152}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9246590733528137},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7151254415512085},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.6931878328323364},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.5531581044197083},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.509332537651062},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.5068407654762268},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.47280779480934143},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4707183241844177},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45204123854637146},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4388345181941986},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.41968441009521484},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4064880609512329},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3745132088661194},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.33203834295272827},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.2509348392486572},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.15709355473518372},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15545594692230225},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14803045988082886},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12622934579849243},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.07364249229431152}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/jssc.2020.3005780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2020.3005780","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-106114","is_oa":false,"landing_page_url":"http://repository.hkust.edu.hk/ir/Record/1783.1-106114","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},{"id":"pmh:oai:repository.ust.hk:1783.1-106114","is_oa":false,"landing_page_url":"http://repository.ust.hk/ir/Record/1783.1-106114","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G7758475727","display_name":null,"funder_award_id":"GHP/004/18SZ","funder_id":"https://openalex.org/F4320326427","funder_display_name":"Innovation and Technology Fund"}],"funders":[{"id":"https://openalex.org/F4320326427","display_name":"Innovation and Technology Fund","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1592084739","https://openalex.org/W2031380370","https://openalex.org/W2050862963","https://openalex.org/W2052293768","https://openalex.org/W2065318410","https://openalex.org/W2088853572","https://openalex.org/W2149618751","https://openalex.org/W2161066961","https://openalex.org/W2177274792","https://openalex.org/W2301532095","https://openalex.org/W2616301168","https://openalex.org/W2756563761","https://openalex.org/W2760859760","https://openalex.org/W2779700767","https://openalex.org/W2781943524","https://openalex.org/W2792720348","https://openalex.org/W2884383110","https://openalex.org/W2898179143","https://openalex.org/W2904626956","https://openalex.org/W2941480133","https://openalex.org/W2942495046","https://openalex.org/W2967893078","https://openalex.org/W2980922935","https://openalex.org/W3002466325","https://openalex.org/W3016127767","https://openalex.org/W6663109509"],"related_works":["https://openalex.org/W2085381517","https://openalex.org/W2071924372","https://openalex.org/W127191621","https://openalex.org/W4284685595","https://openalex.org/W2377552037","https://openalex.org/W2615366277","https://openalex.org/W3107389033","https://openalex.org/W2122093710","https://openalex.org/W1564896735","https://openalex.org/W4391382001"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,48,66,76,83],"four-level":[4],"pulse-amplitude":[5],"modulation":[6],"(PAM4)":[7],"quarter-rate":[8,16,72],"clock":[9,27,44,69,132],"and":[10,64],"data":[11,92],"recovery":[12],"circuit":[13],"(CDR).":[14],"A":[15,38],"linear":[17],"phase":[18],"detector":[19],"(QLPD)":[20],"is":[21,56,111,133],"proposed":[22,57],"to":[23,58],"reduce":[24,59],"the":[25,31,35,60,71,80,100,117,129],"recovered":[26,131],"jitter":[28,33,96,127],"by":[29],"removing":[30],"dithering":[32],"of":[34,86,105,128],"bang-bang":[36],"PD.":[37],"self-biased":[39],"phase-locked":[40],"loop":[41,51],"(PLL)-based":[42],"multiphase":[43,68],"generator":[45],"(MCG)":[46],"with":[47,116],"very":[49],"wide":[50],"bandwidth":[52],"(around":[53],"600":[54],"MHz)":[55],"MCG":[61],"power":[62],"consumption":[63],"generate":[65],"low-jitter":[67],"for":[70],"operation.":[73],"Fabricated":[74],"in":[75],"40-nm":[77],"CMOS":[78],"process,":[79],"prototype":[81],"achieves":[82],"bit":[84,101],"efficiency":[85],"0.46":[87],"pJ/bit":[88],"at":[89,99,120],"32-Gb/s":[90],"input":[91],"rate.":[93],"The":[94,124],"measured":[95,125],"tolerance":[97],"(JTOL)":[98],"error":[102],"rate":[103],"(BER)":[104],"<;":[106],"10":[107,122],"<sup":[108],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[109],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-12</sup>":[110],"higher":[112],"than":[113],"0.35":[114],"UIPP":[115],"corner":[118],"frequency":[119],"about":[121],"MHz.":[123],"integrated":[126],"4-GHz":[130],"352.6":[134],"fs.":[135]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2026-03-18T14:38:29.013473","created_date":"2025-10-10T00:00:00"}