{"id":"https://openalex.org/W2991143567","doi":"https://doi.org/10.1109/jssc.2019.2949230","title":"A 2 $\\times$ 30k-Spin Multi-Chip Scalable CMOS Annealing Processor Based on a Processing-in-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems","display_name":"A 2 $\\times$ 30k-Spin Multi-Chip Scalable CMOS Annealing Processor Based on a Processing-in-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems","publication_year":2019,"publication_date":"2019-11-19","ids":{"openalex":"https://openalex.org/W2991143567","doi":"https://doi.org/10.1109/jssc.2019.2949230","mag":"2991143567"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2019.2949230","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2019.2949230","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101476976","display_name":"Takashi Takemoto","orcid":"https://orcid.org/0000-0002-5949-2252"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Takashi Takemoto","raw_affiliation_strings":["Research and Development Group, Hitachi Ltd., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Research and Development Group, Hitachi Ltd., Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009434881","display_name":"Masato Hayashi","orcid":"https://orcid.org/0000-0001-6120-9180"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masato Hayashi","raw_affiliation_strings":["Research and Development Group, Hitachi Ltd., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Research and Development Group, Hitachi Ltd., Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033935925","display_name":"Chihiro Yoshimura","orcid":"https://orcid.org/0000-0001-8822-9595"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Chihiro Yoshimura","raw_affiliation_strings":["Research and Development Group, Hitachi Ltd., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Research and Development Group, Hitachi Ltd., Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089081700","display_name":"Masanao Yamaoka","orcid":"https://orcid.org/0000-0001-8677-125X"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masanao Yamaoka","raw_affiliation_strings":["Research and Development Group, Hitachi Ltd., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Research and Development Group, Hitachi Ltd., Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101476976"],"corresponding_institution_ids":["https://openalex.org/I65143321"],"apc_list":null,"apc_paid":null,"fwci":2.6047,"has_fulltext":false,"cited_by_count":65,"citation_normalized_percentile":{"value":0.92282866,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"55","issue":"1","first_page":"145","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7341265678405762},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7227666974067688},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5940872430801392},{"id":"https://openalex.org/keywords/spins","display_name":"Spins","score":0.585098385810852},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5379915833473206},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.5368393659591675},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5256905555725098},{"id":"https://openalex.org/keywords/annealing","display_name":"Annealing (glass)","score":0.5148560404777527},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4271014928817749},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3479825258255005},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.30886411666870117},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.300979882478714},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2783656120300293},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26216959953308105},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21342039108276367},{"id":"https://openalex.org/keywords/condensed-matter-physics","display_name":"Condensed matter physics","score":0.11884501576423645},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09454792737960815}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7341265678405762},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7227666974067688},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5940872430801392},{"id":"https://openalex.org/C2778870898","wikidata":"https://www.wikidata.org/wiki/Q7577658","display_name":"Spins","level":2,"score":0.585098385810852},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5379915833473206},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.5368393659591675},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5256905555725098},{"id":"https://openalex.org/C2777855556","wikidata":"https://www.wikidata.org/wiki/Q4339544","display_name":"Annealing (glass)","level":2,"score":0.5148560404777527},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4271014928817749},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3479825258255005},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.30886411666870117},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.300979882478714},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2783656120300293},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26216959953308105},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21342039108276367},{"id":"https://openalex.org/C26873012","wikidata":"https://www.wikidata.org/wiki/Q214781","display_name":"Condensed matter physics","level":1,"score":0.11884501576423645},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09454792737960815},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2019.2949230","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2019.2949230","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321034","display_name":"New Energy and Industrial Technology Development Organization","ror":"https://ror.org/0055k7a87"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1983624953","https://openalex.org/W2024060531","https://openalex.org/W2024860775","https://openalex.org/W2039122980","https://openalex.org/W2105614108","https://openalex.org/W2153659519","https://openalex.org/W2170644461","https://openalex.org/W2197817604","https://openalex.org/W2533968486","https://openalex.org/W2538025098","https://openalex.org/W2594086977","https://openalex.org/W2621365850","https://openalex.org/W2736410775","https://openalex.org/W2767121113","https://openalex.org/W2912733417","https://openalex.org/W4231899670"],"related_works":["https://openalex.org/W2041736757","https://openalex.org/W2024268697","https://openalex.org/W2497122931","https://openalex.org/W2181480466","https://openalex.org/W2049285314","https://openalex.org/W1851801778","https://openalex.org/W3151633427","https://openalex.org/W1987718559","https://openalex.org/W2212894501","https://openalex.org/W2119025037"],"abstract_inverted_index":{"The":[0,77],"world's":[1],"first":[2],"2":[3,121],"x":[4,122,140,165],"30k-spin":[5],"multi-chip":[6],"CMOS":[7,86],"annealing":[8,75,129],"processor":[9,98],"(AP)-based":[10],"on":[11,81,105],"the":[12,24,31,34,69,74,82,93,97,106,125],"processing-in-memory":[13],"approach":[14],"for":[15,47],"solving":[16],"large-scale":[17],"combinatorial":[18],"optimization":[19],"problem-was":[20],"developed.":[21],"To":[22],"expand":[23],"bit":[25],"width":[26],"of":[27,33,73,84,96,131,171],"coefficients":[28],"and":[29,43,60,138,154],"enhance":[30],"scalability":[32],"AP,":[35],"it":[36],"has":[37],"three":[38],"key":[39],"features:":[40],"an":[41,128],"expandable":[42],"high-accuracy":[44],"spin":[45,53],"operator":[46],"local":[48],"communication,":[49],"a":[50,61,110,115,155,172],"highly":[51],"integrated":[52],"circuit":[54],"using":[55],"direct":[56],"access":[57],"to":[58],"SRAM,":[59],"low-latency":[62],"inter-chip":[63],"interface":[64],"that":[65,92,170],"does":[66],"not":[67],"affect":[68],"runtime":[70],"or":[71],"results":[72],"process.":[76],"AP":[78,126],"is":[79,135,163],"fabricated":[80],"basis":[83],"40-nm":[85],"technology.":[87],"It":[88],"was":[89],"experimentally":[90],"demonstrated":[91],"spin-flip":[94],"ratio":[95],"agrees":[99],"well":[100],"with":[101,120],"theoretical":[102],"values":[103],"based":[104],"Gibbs":[107],"distribution":[108],"over":[109],"wide":[111],"temperature":[112],"range.":[113],"As":[114],"result,":[116],"under":[117],"two-chip":[118],"operation":[119],"30k":[123],"spins,":[124],"achieves":[127],"time":[130],"22":[132],"\u03bcs,":[133],"which":[134],"455":[136],"times":[137,145,167],"2.6":[139],"10":[141],"<sup":[142],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[143],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">4</sup>":[144],"faster":[146],"than":[147,169],"those":[148],"achieved":[149],"by":[150],"our":[151],"previous":[152],"CMOS-AP":[153],"conventional":[156,173],"CPU,":[157],"respectively.":[158],"Moreover,":[159],"its":[160],"energy":[161],"efficiency":[162],"1.75":[164],"105":[166],"higher":[168],"CPU-based":[174],"algorithm.":[175]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":11},{"year":2024,"cited_by_count":17},{"year":2023,"cited_by_count":18},{"year":2022,"cited_by_count":14},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}