{"id":"https://openalex.org/W2984477551","doi":"https://doi.org/10.1109/jssc.2019.2946134","title":"A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS","display_name":"A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS","publication_year":2019,"publication_date":"2019-11-08","ids":{"openalex":"https://openalex.org/W2984477551","doi":"https://doi.org/10.1109/jssc.2019.2946134","mag":"2984477551"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2019.2946134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2019.2946134","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054069204","display_name":"Dirk Pfaff","orcid":"https://orcid.org/0000-0002-9658-5765"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Dirk Pfaff","raw_affiliation_strings":["TSMC Design Technology Canada Inc., Ottawa, ON, Canada","TSMC Design Technology Canada Inc., Ottawa, Canada"],"raw_orcid":"https://orcid.org/0000-0002-9658-5765","affiliations":[{"raw_affiliation_string":"TSMC Design Technology Canada Inc., Ottawa, ON, Canada","institution_ids":[]},{"raw_affiliation_string":"TSMC Design Technology Canada Inc., Ottawa, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102812152","display_name":"Robert Abbott","orcid":"https://orcid.org/0000-0001-8151-5118"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Robert Abbott","raw_affiliation_strings":["TSMC Design Technology Canada Inc., Ottawa, ON, Canada","TSMC Design Technology Canada Inc., Ottawa, Canada"],"raw_orcid":"https://orcid.org/0000-0001-8151-5118","affiliations":[{"raw_affiliation_string":"TSMC Design Technology Canada Inc., Ottawa, ON, Canada","institution_ids":[]},{"raw_affiliation_string":"TSMC Design Technology Canada Inc., Ottawa, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100626390","display_name":"Xinjie Wang","orcid":"https://orcid.org/0000-0002-9708-1518"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xin-Jie Wang","raw_affiliation_strings":["TSMC Design Technology Canada Inc., Ottawa, ON, Canada","TSMC Design Technology Canada Inc., Ottawa, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Canada Inc., Ottawa, ON, Canada","institution_ids":[]},{"raw_affiliation_string":"TSMC Design Technology Canada Inc., Ottawa, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039359303","display_name":"Shahaboddin Moazzeni","orcid":"https://orcid.org/0000-0002-7025-8811"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shahaboddin Moazzeni","raw_affiliation_strings":["TSMC Design Technology Canada Inc., Ottawa, ON, Canada","TSMC Design Technology Canada Inc., Ottawa, Canada"],"raw_orcid":"https://orcid.org/0000-0002-7025-8811","affiliations":[{"raw_affiliation_string":"TSMC Design Technology Canada Inc., Ottawa, ON, Canada","institution_ids":[]},{"raw_affiliation_string":"TSMC Design Technology Canada Inc., Ottawa, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002460896","display_name":"R. Mason","orcid":"https://orcid.org/0000-0002-1260-6451"},"institutions":[{"id":"https://openalex.org/I67031392","display_name":"Carleton University","ror":"https://ror.org/02qtvee93","country_code":"CA","type":"education","lineage":["https://openalex.org/I67031392"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ralph Mason","raw_affiliation_strings":["Electronics Engineering Department, Carleton University, Ottawa, ON, Canada","Carleton University, Ottawa, Canada"],"raw_orcid":"https://orcid.org/0000-0002-1260-6451","affiliations":[{"raw_affiliation_string":"Electronics Engineering Department, Carleton University, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I67031392"]},{"raw_affiliation_string":"Carleton University, Ottawa, Canada","institution_ids":["https://openalex.org/I67031392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061512355","display_name":"Raleigh Smith","orcid":"https://orcid.org/0000-0003-3283-2410"},"institutions":[{"id":"https://openalex.org/I67031392","display_name":"Carleton University","ror":"https://ror.org/02qtvee93","country_code":"CA","type":"education","lineage":["https://openalex.org/I67031392"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Raleigh R. smith","raw_affiliation_strings":["Electronics Engineering Department, Carleton University, Ottawa, ON, Canada","Carleton University, Ottawa, Canada"],"raw_orcid":"https://orcid.org/0000-0003-3283-2410","affiliations":[{"raw_affiliation_string":"Electronics Engineering Department, Carleton University, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I67031392"]},{"raw_affiliation_string":"Carleton University, Ottawa, Canada","institution_ids":["https://openalex.org/I67031392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5054069204"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5739,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.84009697,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"55","issue":"3","first_page":"580","last_page":"591"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8054932355880737},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7323931455612183},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7191449999809265},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6142263412475586},{"id":"https://openalex.org/keywords/wireline","display_name":"Wireline","score":0.6115503311157227},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5717488527297974},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.45719802379608154},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4478415846824646},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.37327104806900024},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3473982810974121},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2911757230758667},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19213473796844482}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8054932355880737},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7323931455612183},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7191449999809265},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6142263412475586},{"id":"https://openalex.org/C2776951270","wikidata":"https://www.wikidata.org/wiki/Q8026910","display_name":"Wireline","level":3,"score":0.6115503311157227},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5717488527297974},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.45719802379608154},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4478415846824646},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.37327104806900024},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3473982810974121},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2911757230758667},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19213473796844482},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2019.2946134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2019.2946134","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W2030871918","https://openalex.org/W2056856558","https://openalex.org/W2069063184","https://openalex.org/W2089328455","https://openalex.org/W2110144707","https://openalex.org/W2116919821","https://openalex.org/W2135143797","https://openalex.org/W2150479495","https://openalex.org/W2154904282","https://openalex.org/W2160797709","https://openalex.org/W2164877040","https://openalex.org/W2533333247","https://openalex.org/W2544110805","https://openalex.org/W2545325326","https://openalex.org/W2744067478","https://openalex.org/W2791908750","https://openalex.org/W2792833155","https://openalex.org/W2793529293","https://openalex.org/W2964807512","https://openalex.org/W2966268229","https://openalex.org/W4255744499","https://openalex.org/W6658145082","https://openalex.org/W6664932450","https://openalex.org/W6729602910"],"related_works":["https://openalex.org/W2066059486","https://openalex.org/W2008077239","https://openalex.org/W2053503063","https://openalex.org/W2064167166","https://openalex.org/W2485733119","https://openalex.org/W2130012952","https://openalex.org/W2158591247","https://openalex.org/W1967574801","https://openalex.org/W2793587211","https://openalex.org/W2218086155"],"abstract_inverted_index":{"Demands":[0],"for":[1],"increased":[2],"wireline":[3],"data":[4],"throughput":[5],"necessitate":[6],"multi-gigahertz":[7],"clock":[8,35,99],"sources":[9],"of":[10,56,62,70,108,115,172],"ever-greater":[11],"fidelity.":[12],"This":[13,204],"article":[14],"demonstrates":[15],"a":[16,36,53,59,66,83,109,119,209],"14-GHz":[17],"bang-bang":[18],"digital":[19,78,87,121,152],"phase-locked":[20],"loop":[21,116,122],"(BBPLL)":[22],"with":[23,45,155,201],"143-fs":[24],"rms":[25],"jitter":[26,42],"(integrated":[27],"from":[28,193],"1":[29],"kHz":[30],"to":[31,34,161],"100":[32],"MHz)":[33],"56-Gb/s":[37],"PAM-4":[38],"transceiver.":[39],"The":[40,190],"low":[41,67],"is":[43,146,179],"achieved":[44],"an":[46,150],"LC-based":[47],"digitally":[48],"controlled":[49],"oscillator":[50],"(DCO)":[51],"having":[52],"tuning":[54],"range":[55],"2":[57],"GHz,":[58],"frequency":[60],"resolution":[61],"1.2":[63],"MHz/LSB,":[64],"and":[65,138,169,185,216],"phase":[68,143,187],"noise":[69,136,144,178,188],"-104":[71],"dBc/Hz":[72],"at":[73,92],"1-MHz":[74],"offset.":[75],"All":[76],"PLL":[77,207],"functions":[79],"are":[80,103,133],"consolidated":[81],"in":[82],"single,":[84],"fully":[85],"synthesized":[86],"signal":[88],"processing":[89],"unit":[90],"operating":[91],"3.5":[93],"GHz":[94],"or":[95,163],"10\u00d7":[96],"the":[97,106,128,167,183],"reference":[98,186],"frequency.":[100],"Limit":[101],"cycles":[102],"minimized":[104],"without":[105],"aid":[107],"time-to-digital":[110],"converter":[111],"through":[112],"substantial":[113],"reduction":[114,137],"latency":[117],"using":[118,149],"look-ahead":[120],"filter.":[123],"Various":[124],"design":[125],"techniques":[126,196],"exploiting":[127],"advanced":[129],"7-nm":[130,205],"FinFET":[131,206],"technology":[132],"discussed,":[134],"including":[135],"tank":[139],"Q":[140],"enhancement.":[141],"Closed-loop":[142],"performance":[145],"accurately":[147],"predicted":[148],"industry-standard":[151],"event-driven":[153],"simulator":[154],"dramatically":[156],"reduced":[157],"computation":[158],"effort":[159],"compared":[160],"analog":[162],"mixed-mode":[164],"simulators.":[165],"Here,":[166],"accuracy":[168],"computational":[170],"burden":[171],"calculating":[173],"1/f":[174],"<sup":[175,213],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[176,214],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u03b1</sup>":[177],"overcome":[180],"by":[181],"pre-calculating":[182],"DCO":[184],"profiles.":[189],"results":[191],"obtained":[192],"these":[194],"simulation":[195],"show":[197],"very":[198],"close":[199],"agreement":[200],"experimental":[202],"measurements.":[203],"occupies":[208],"competitive":[210],"0.06":[211],"mm":[212],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[215],"consumes":[217],"40":[218],"mW.":[219]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":5}],"updated_date":"2026-03-08T06:56:09.383167","created_date":"2025-10-10T00:00:00"}