{"id":"https://openalex.org/W2972245073","doi":"https://doi.org/10.1109/jssc.2019.2935556","title":"Algebraic Series-Parallel-Based Switched-Capacitor DC\u2013DC Boost Converter With Wide Input Voltage Range and Enhanced Power Density","display_name":"Algebraic Series-Parallel-Based Switched-Capacitor DC\u2013DC Boost Converter With Wide Input Voltage Range and Enhanced Power Density","publication_year":2019,"publication_date":"2019-09-05","ids":{"openalex":"https://openalex.org/W2972245073","doi":"https://doi.org/10.1109/jssc.2019.2935556","mag":"2972245073"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2019.2935556","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2019.2935556","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003985219","display_name":"Yang Jiang","orcid":"https://orcid.org/0000-0003-2577-4259"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I6469544","display_name":"City University of Macau","ror":"https://ror.org/04gpd4q15","country_code":"MO","type":"education","lineage":["https://openalex.org/I6469544"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Yang Jiang","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed-Signal, University of Macau, Macau, China"],"raw_orcid":"https://orcid.org/0000-0003-2577-4259","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I6469544"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029369208","display_name":"Man\u2010Kay Law","orcid":"https://orcid.org/0000-0002-2799-1129"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Man-Kay Law","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Macau, Macau, China"],"raw_orcid":"https://orcid.org/0000-0002-2799-1129","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100438523","display_name":"Zhiyuan Chen","orcid":"https://orcid.org/0000-0003-4673-5814"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I6469544","display_name":"City University of Macau","ror":"https://ror.org/04gpd4q15","country_code":"MO","type":"education","lineage":["https://openalex.org/I6469544"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Zhiyuan Chen","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed-Signal, University of Macau, Macau, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I6469544"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058845450","display_name":"Pui\u2010In Mak","orcid":"https://orcid.org/0000-0002-3579-8740"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Pui-In Mak","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Macau, Macau, China"],"raw_orcid":"https://orcid.org/0000-0002-3579-8740","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Macau, Macau, China"],"raw_orcid":"https://orcid.org/0000-0003-2821-648X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3837,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.89102449,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"54","issue":"11","first_page":"3118","last_page":"3134"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11230","display_name":"Innovative Energy Harvesting Technologies","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.752814531326294},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.7050293684005737},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6813338994979858},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5686083436012268},{"id":"https://openalex.org/keywords/power-density","display_name":"Power density","score":0.5415236949920654},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.5101892948150635},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.504693865776062},{"id":"https://openalex.org/keywords/series-and-parallel-circuits","display_name":"Series and parallel circuits","score":0.4722323417663574},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4410969018936157},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4410567283630371},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4406890273094177},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4289868474006653},{"id":"https://openalex.org/keywords/series","display_name":"Series (stratigraphy)","score":0.4249325394630432},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38049614429473877},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2906663715839386},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20148730278015137}],"concepts":[{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.752814531326294},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.7050293684005737},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6813338994979858},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5686083436012268},{"id":"https://openalex.org/C21881925","wikidata":"https://www.wikidata.org/wiki/Q3503313","display_name":"Power density","level":3,"score":0.5415236949920654},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.5101892948150635},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.504693865776062},{"id":"https://openalex.org/C95023266","wikidata":"https://www.wikidata.org/wiki/Q55738334","display_name":"Series and parallel circuits","level":3,"score":0.4722323417663574},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4410969018936157},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4410567283630371},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4406890273094177},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4289868474006653},{"id":"https://openalex.org/C143724316","wikidata":"https://www.wikidata.org/wiki/Q312468","display_name":"Series (stratigraphy)","level":2,"score":0.4249325394630432},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38049614429473877},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2906663715839386},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20148730278015137},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2019.2935556","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2019.2935556","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[{"id":"https://openalex.org/G5599580912","display_name":null,"funder_award_id":"MYRG2018-00196-AMSV","funder_id":"https://openalex.org/F4320322841","funder_display_name":"Universidade de Macau"},{"id":"https://openalex.org/G6962659016","display_name":null,"funder_award_id":"FDCT069/2016/A2","funder_id":"https://openalex.org/F4320323893","funder_display_name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia"}],"funders":[{"id":"https://openalex.org/F4320322841","display_name":"Universidade de Macau","ror":"https://ror.org/01r4q9n85"},{"id":"https://openalex.org/F4320323893","display_name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia","ror":"https://ror.org/05vna4324"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W1933154361","https://openalex.org/W1970779723","https://openalex.org/W1971634392","https://openalex.org/W1997266768","https://openalex.org/W2004185448","https://openalex.org/W2016742793","https://openalex.org/W2018692660","https://openalex.org/W2022999871","https://openalex.org/W2030292605","https://openalex.org/W2062346707","https://openalex.org/W2066735507","https://openalex.org/W2075636013","https://openalex.org/W2090070215","https://openalex.org/W2099649318","https://openalex.org/W2101987266","https://openalex.org/W2123824917","https://openalex.org/W2125063700","https://openalex.org/W2134081181","https://openalex.org/W2138308719","https://openalex.org/W2140322178","https://openalex.org/W2142248448","https://openalex.org/W2152101465","https://openalex.org/W2156634341","https://openalex.org/W2204057988","https://openalex.org/W2277279853","https://openalex.org/W2289217771","https://openalex.org/W2291727309","https://openalex.org/W2295679518","https://openalex.org/W2332643802","https://openalex.org/W2342666747","https://openalex.org/W2422848901","https://openalex.org/W2543536827","https://openalex.org/W2552288005","https://openalex.org/W2564084451","https://openalex.org/W2564812472","https://openalex.org/W2580708964","https://openalex.org/W2593474572","https://openalex.org/W2604391376","https://openalex.org/W2748346921","https://openalex.org/W2751525120","https://openalex.org/W2791169167","https://openalex.org/W2893267240","https://openalex.org/W2899167122","https://openalex.org/W6655116680","https://openalex.org/W6673303333","https://openalex.org/W6674963475","https://openalex.org/W6696898911","https://openalex.org/W6755540736"],"related_works":["https://openalex.org/W631083485","https://openalex.org/W4313452936","https://openalex.org/W2097026685","https://openalex.org/W2480068220","https://openalex.org/W2102542442","https://openalex.org/W1986220761","https://openalex.org/W4387546336","https://openalex.org/W294789908","https://openalex.org/W2037746703","https://openalex.org/W3215128032"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"an":[3,124],"algebraic":[4,33],"series-parallel":[5,61],"(ASP)":[6],"topology":[7,53,72],"for":[8,78],"fully":[9,102],"integrated":[10,103],"switched-capacitor":[11],"(SC)":[12],"dc-dc":[13],"boost":[14,107,123],"converters":[15],"with":[16,74,111,115],"flexible":[17],"fractional":[18,55],"voltage":[19,27,126],"conversion":[20],"ratios":[21],"(VCRs).":[22],"By":[23],"elaborating":[24],"the":[25,35,43,51,87,112,142],"output":[26],"(VOUT)":[28],"expression":[29],"into":[30],"a":[31,69,79,101,116,131,135,146,152],"specific":[32],"form,":[34],"proposed":[36,65],"ASP":[37,71],"can":[38,84],"achieve":[39],"improvements":[40],"on":[41],"both":[42],"charge":[44],"sharing":[45],"and":[46,54,83],"bottom-plate-parasitic":[47],"losses":[48],"while":[49],"maintaining":[50],"high":[52],"VCR":[56],"flexibility":[57],"of":[58,68,91,118,127,139,149,155],"conventional":[59],"two-dimensional":[60],"(2DSP)":[62],"converters.":[63,93],"The":[64],"method":[66],"consists":[67],"generic":[70],"framework":[73],"systematic":[75],"parameter":[76],"determination":[77],"precise":[80],"converter":[81,108],"implementation,":[82],"theoretically":[85],"surpass":[86],"power-conversion":[88],"efficiency":[89,148],"(PCE)":[90],"2DSP":[92],"Fabricated":[94],"in":[95],"65-nm":[96],"bulk":[97],"CMOS,":[98],"we":[99],"designed":[100],"ASP-based":[104],"SC":[105],"rational":[106,120],"by":[109],"cascading":[110],"Dickson":[113],"topology,":[114],"total":[117],"seven":[119],"VCRs":[121],"to":[122,130],"input":[125],"0.25-1":[128],"V":[129],"1-V":[132],"output.":[133],"Delivering":[134],"maximum":[136],"loading":[137],"power":[138,153],"20.4":[140],"mW,":[141],"chip":[143],"prototype":[144],"achieves":[145],"peak":[147],"80%":[150],"at":[151],"density":[154],"22.7":[156],"mW/mm2.":[157]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":12},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":1}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}