{"id":"https://openalex.org/W2962984527","doi":"https://doi.org/10.1109/jssc.2019.2925269","title":"Reconfigurable Clock Networks for Wide Voltage Scaling","display_name":"Reconfigurable Clock Networks for Wide Voltage Scaling","publication_year":2019,"publication_date":"2019-07-17","ids":{"openalex":"https://openalex.org/W2962984527","doi":"https://doi.org/10.1109/jssc.2019.2925269","mag":"2962984527"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2019.2925269","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2019.2925269","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021091015","display_name":"Longyang Lin","orcid":"https://orcid.org/0000-0002-4702-737X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Longyang Lin","raw_affiliation_strings":["Department of Electrical and Computer Engineering (ECE), National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering (ECE), National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101620795","display_name":"Saurabh Jain","orcid":"https://orcid.org/0000-0002-2724-940X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Saurabh Jain","raw_affiliation_strings":["Department of Electrical and Computer Engineering (ECE), National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering (ECE), National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["Department of Electrical and Computer Engineering (ECE), National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering (ECE), National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5021091015"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":0.8445,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.74214337,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"54","issue":"9","first_page":"2622","last_page":"2631"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7947741150856018},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7940390706062317},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7594467401504517},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.7520445585250854},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.7017306089401245},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6518374085426331},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6339842677116394},{"id":"https://openalex.org/keywords/repeater","display_name":"Repeater (horology)","score":0.592936635017395},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5841732025146484},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.4976177513599396},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49049896001815796},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4856466054916382},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.45246315002441406},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25578728318214417},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.20067620277404785},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0958908200263977}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7947741150856018},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7940390706062317},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7594467401504517},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.7520445585250854},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.7017306089401245},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6518374085426331},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6339842677116394},{"id":"https://openalex.org/C195545963","wikidata":"https://www.wikidata.org/wiki/Q1469803","display_name":"Repeater (horology)","level":3,"score":0.592936635017395},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5841732025146484},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.4976177513599396},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49049896001815796},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4856466054916382},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.45246315002441406},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25578728318214417},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.20067620277404785},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0958908200263977},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2019.2925269","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2019.2925269","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[{"id":"https://openalex.org/G2601011857","display_name":null,"funder_award_id":"MOE2014-T2-2-158","funder_id":"https://openalex.org/F4320320751","funder_display_name":"Ministry of Education - Singapore"},{"id":"https://openalex.org/G425022147","display_name":null,"funder_award_id":"\u201cCogniVision\u201d CRP20-2017-0006","funder_id":"https://openalex.org/F4320320709","funder_display_name":"National Research Foundation Singapore"}],"funders":[{"id":"https://openalex.org/F4320320709","display_name":"National Research Foundation Singapore","ror":"https://ror.org/03cpyc314"},{"id":"https://openalex.org/F4320320751","display_name":"Ministry of Education - Singapore","ror":"https://ror.org/01kcva023"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W89584938","https://openalex.org/W1582019256","https://openalex.org/W1620991513","https://openalex.org/W1972573758","https://openalex.org/W1974974397","https://openalex.org/W1974982221","https://openalex.org/W1991699741","https://openalex.org/W1993093542","https://openalex.org/W2001609213","https://openalex.org/W2004984689","https://openalex.org/W2014067650","https://openalex.org/W2020875745","https://openalex.org/W2028201951","https://openalex.org/W2033443176","https://openalex.org/W2057390572","https://openalex.org/W2062952706","https://openalex.org/W2064051475","https://openalex.org/W2086205576","https://openalex.org/W2090853900","https://openalex.org/W2094960953","https://openalex.org/W2099278122","https://openalex.org/W2125857172","https://openalex.org/W2128282260","https://openalex.org/W2131581217","https://openalex.org/W2133079932","https://openalex.org/W2138724413","https://openalex.org/W2247378441","https://openalex.org/W2249486376","https://openalex.org/W2326765630","https://openalex.org/W2524256285","https://openalex.org/W2580425382","https://openalex.org/W2591811992","https://openalex.org/W2604956773","https://openalex.org/W2769218998","https://openalex.org/W4242754029","https://openalex.org/W6651605276","https://openalex.org/W6653991970","https://openalex.org/W6655872142"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2144282137","https://openalex.org/W3006003651","https://openalex.org/W2165139624","https://openalex.org/W2127892766"],"abstract_inverted_index":{"In":[0,43],"this":[1],"paper,":[2],"reconfigurable":[3,46,147],"clock":[4,18,38,47,65,91,107,111,135,148,151,174],"networks":[5],"for":[6],"adaptation":[7],"from":[8,28],"nominal":[9,74],"voltage":[10,61,71],"down":[11],"to":[12,32,58,62,83,87,103,137,155,171],"sub-threshold":[13,24],"voltages":[14,25],"are":[15],"presented.":[16],"Indeed,":[17],"network":[19,48,149],"design":[20],"tradeoffs":[21],"at":[22,166],"nearand":[23],"substantially":[26],"differ":[27],"abovethreshold":[29],"voltages,":[30,98],"due":[31],"the":[33,44,50,59,64,76,89,105,140,145],"very":[34],"different":[35],"balance":[36],"between":[37],"repeater":[39,53,79],"and":[40,132,161],"wire":[41],"delay.":[42],"proposed":[45,114,146],"scheme,":[49],"number":[51,77],"of":[52,78,94,110],"levels":[54,80],"is":[55,81,100,116],"dynamically":[56],"adapted":[57],"supply":[60],"mitigate":[63,88,104],"skew":[66,92,108,152],"degradation":[67],"across":[68],"a":[69,84,119,133],"wide":[70],"range.":[72],"At":[73,96],"voltage,":[75],"adjusted":[82],"higher":[85],"value":[86],"important":[90],"contribution":[93,109],"wires.":[95],"lower":[97],"it":[99],"progressively":[101],"lowered":[102],"dominant":[106],"buffers.":[112],"The":[113],"approach":[115],"demonstrated":[117],"on":[118],"256-point":[120],"complex":[121],"fast":[122],"Fourier":[123],"transform":[124],"(FFT)":[125],"processor":[126],"test":[127],"chip":[128],"in":[129],"40":[130],"nm,":[131],"standalone":[134],"tree":[136],"statistically":[138],"characterize":[139],"skew.":[141],"Measurements":[142],"show":[143],"that":[144],"reduces":[150],"by":[153],"up":[154],"3.3\u00d7,":[156],"enabling":[157],"110-mV":[158],"Vmin":[159],"reduction":[160,165],"31%":[162],"minimum":[163],"energy":[164],"1.8%":[167],"area":[168],"penalty,":[169],"compared":[170],"traditional":[172],"fixed":[173],"networks.":[175]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}