{"id":"https://openalex.org/W2965592240","doi":"https://doi.org/10.1109/jssc.2019.2917833","title":"A 10-Gb/s, 0.03-mm<sup>2</sup>, 1.28-pJ/bit Half-Rate Injection-Locked CDR With Path Mismatch Tracking Loop in a 28-nm CMOS Technology","display_name":"A 10-Gb/s, 0.03-mm<sup>2</sup>, 1.28-pJ/bit Half-Rate Injection-Locked CDR With Path Mismatch Tracking Loop in a 28-nm CMOS Technology","publication_year":2019,"publication_date":"2019-07-30","ids":{"openalex":"https://openalex.org/W2965592240","doi":"https://doi.org/10.1109/jssc.2019.2917833","mag":"2965592240"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2019.2917833","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2019.2917833","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037317381","display_name":"Min-Seong Choo","orcid":"https://orcid.org/0000-0002-8638-6332"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Min-Seong Choo","raw_affiliation_strings":["Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]"],"raw_orcid":"https://orcid.org/0000-0002-8638-6332","affiliations":[{"raw_affiliation_string":"Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084577882","display_name":"Kwanseo Park","orcid":"https://orcid.org/0000-0002-4727-9868"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwanseo Park","raw_affiliation_strings":["Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]"],"raw_orcid":"https://orcid.org/0000-0002-4727-9868","affiliations":[{"raw_affiliation_string":"Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024718349","display_name":"Han-Gon Ko","orcid":"https://orcid.org/0000-0001-5184-3321"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Han-Gon Ko","raw_affiliation_strings":["Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]"],"raw_orcid":"https://orcid.org/0000-0001-5184-3321","affiliations":[{"raw_affiliation_string":"Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101622145","display_name":"Sung\u2010Yong Cho","orcid":"https://orcid.org/0000-0003-1863-1719"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sung-Yong Cho","raw_affiliation_strings":["Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]"],"raw_orcid":"https://orcid.org/0000-0003-1863-1719","affiliations":[{"raw_affiliation_string":"Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100648416","display_name":"Kwang\u2010Ho Lee","orcid":"https://orcid.org/0000-0001-6593-0354"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwangho Lee","raw_affiliation_strings":["Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]"],"raw_orcid":"https://orcid.org/0000-0003-0436-703X","affiliations":[{"raw_affiliation_string":"Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2422,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.55225483,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"54","issue":"10","first_page":"2812","last_page":"2822"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7785131931304932},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6529110074043274},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5730907917022705},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.5585499405860901},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4433452785015106},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37203097343444824},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34131553769111633},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.22573399543762207},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16673287749290466},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13193795084953308}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7785131931304932},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6529110074043274},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5730907917022705},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5585499405860901},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4433452785015106},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37203097343444824},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34131553769111633},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.22573399543762207},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16673287749290466},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13193795084953308},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2019.2917833","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2019.2917833","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1972734901","https://openalex.org/W2014617636","https://openalex.org/W2016167819","https://openalex.org/W2041072525","https://openalex.org/W2051547299","https://openalex.org/W2088835754","https://openalex.org/W2089395228","https://openalex.org/W2104340505","https://openalex.org/W2106687953","https://openalex.org/W2116178706","https://openalex.org/W2118565267","https://openalex.org/W2121854746","https://openalex.org/W2125270192","https://openalex.org/W2132897890","https://openalex.org/W2146920439","https://openalex.org/W2164114298","https://openalex.org/W2172477025","https://openalex.org/W2177383565","https://openalex.org/W2509835724","https://openalex.org/W2512089255","https://openalex.org/W2563314272","https://openalex.org/W2906842720","https://openalex.org/W6672783827"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W2058044441","https://openalex.org/W3117675750","https://openalex.org/W4321068651","https://openalex.org/W2139484866"],"abstract_inverted_index":{"A":[0],"10-Gb/s,":[1],"0.03-mm":[2],"<sup":[3,118,151],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[4,119,152],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[5,120],",":[6],"1.28-pJ/bit":[7],"half-rate":[8],"alldigital":[9],"injection-locked":[10],"clock":[11],"and":[12,100,121],"data":[13,43,89],"recovery":[14],"(ILCDR)":[15],"with":[16,32,84,128,142],"a":[17,129],"path":[18,64,94,160],"mismatch":[19,65],"tracking":[20],"(PMT)":[21],"loop":[22,81],"is":[23,28,45,136],"presented.":[24],"When":[25],"injection":[26,61,98],"timing":[27,39],"not":[29],"perfectly":[30],"aligned":[31],"the":[33,36,38,42,49,69,73,78,85,88,93,97,104,112,143,155,158],"phase":[34,74],"of":[35,41,51,87,96,149,157],"oscillator,":[37],"margin":[40],"sampler":[44],"reduced,":[46],"resulting":[47],"in":[48,77,108,154],"degradation":[50],"jitter":[52],"tolerance":[53],"(JTOL)":[54],"performance.":[55],"The":[56,133],"proposed":[57,113],"ILCDR":[58,114],"achieves":[59],"robust":[60],"behavior":[62],"over":[63],"variations":[66],"by":[67],"correlating":[68],"error":[70,146],"information":[71],"from":[72],"detector":[75],"(PD)":[76],"conventional":[79],"phase-locked":[80],"(PLL)-based":[82],"CDR":[83],"polarity":[86],"transition,":[90],"thereby":[91],"adapting":[92],"delay":[95,161],"pulse":[99],"placing":[101],"it":[102],"at":[103,125,139],"optimum":[105],"timing.":[106],"Fabricated":[107],"28-nm":[109],"CMOS":[110],"technology,":[111],"occupies":[115],"0.03":[116],"mm":[117],"consumes":[122],"12.8":[123],"mW":[124],"10":[126,150],"Gb/s":[127],"0.9-V":[130],"supply":[131],"voltage.":[132],"measured":[134],"JTOL":[135],"1":[137],"UIpp":[138],"31":[140],"MHz":[141],"target":[144],"bit":[145],"rate":[147],"(BER)":[148],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-12</sup>":[153],"presence":[156],"initial":[159],"mismatch.":[162]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}