{"id":"https://openalex.org/W2952889434","doi":"https://doi.org/10.1109/jssc.2019.2917155","title":"Design of a 55-nm SiGe BiCMOS 5-bit Time-Interleaved Flash ADC for 64-Gbd 16-QAM Fiberoptics Applications","display_name":"Design of a 55-nm SiGe BiCMOS 5-bit Time-Interleaved Flash ADC for 64-Gbd 16-QAM Fiberoptics Applications","publication_year":2019,"publication_date":"2019-06-11","ids":{"openalex":"https://openalex.org/W2952889434","doi":"https://doi.org/10.1109/jssc.2019.2917155","mag":"2952889434"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2019.2917155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2019.2917155","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074810352","display_name":"Alireza Zandieh","orcid":"https://orcid.org/0000-0002-2084-0539"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Alireza Zandieh","raw_affiliation_strings":["Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014120779","display_name":"Peter Schvan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Peter Schvan","raw_affiliation_strings":["Ciena Corporation, Ottawa, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079412475","display_name":"Sorin P. Voinigescu","orcid":"https://orcid.org/0000-0001-5134-1970"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sorin P. Voinigescu","raw_affiliation_strings":["Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074810352"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":2.1519,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.86852848,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"54","issue":"9","first_page":"2375","last_page":"2387"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.8188018798828125},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.7759872674942017},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.5796864628791809},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.49749377369880676},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48959285020828247},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4672427475452423},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44411081075668335},{"id":"https://openalex.org/keywords/heterojunction-bipolar-transistor","display_name":"Heterojunction bipolar transistor","score":0.4397920072078705},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4277772009372711},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3429943919181824},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2620060443878174},{"id":"https://openalex.org/keywords/bipolar-junction-transistor","display_name":"Bipolar junction transistor","score":0.2578198313713074},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25066840648651123},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2475442886352539}],"concepts":[{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.8188018798828125},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.7759872674942017},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5796864628791809},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.49749377369880676},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48959285020828247},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4672427475452423},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44411081075668335},{"id":"https://openalex.org/C173408217","wikidata":"https://www.wikidata.org/wiki/Q1428898","display_name":"Heterojunction bipolar transistor","level":5,"score":0.4397920072078705},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4277772009372711},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3429943919181824},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2620060443878174},{"id":"https://openalex.org/C23061349","wikidata":"https://www.wikidata.org/wiki/Q188946","display_name":"Bipolar junction transistor","level":4,"score":0.2578198313713074},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25066840648651123},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2475442886352539}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2019.2917155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2019.2917155","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322675","display_name":"Mitacs","ror":"https://ror.org/00cjrc276"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1826510228","https://openalex.org/W1974271750","https://openalex.org/W1999047707","https://openalex.org/W2017358755","https://openalex.org/W2039454339","https://openalex.org/W2056851201","https://openalex.org/W2101236614","https://openalex.org/W2116099132","https://openalex.org/W2145458182","https://openalex.org/W2296644030","https://openalex.org/W2345283220","https://openalex.org/W2512849161","https://openalex.org/W2551517948","https://openalex.org/W2556209877","https://openalex.org/W2600222344","https://openalex.org/W2744381322","https://openalex.org/W2769313126","https://openalex.org/W2781517019","https://openalex.org/W2902025627","https://openalex.org/W2902667012","https://openalex.org/W2902799894","https://openalex.org/W2903036869","https://openalex.org/W2907232526","https://openalex.org/W2913547449","https://openalex.org/W2914643564","https://openalex.org/W2921382588","https://openalex.org/W6638620076","https://openalex.org/W6644863192","https://openalex.org/W6729657680","https://openalex.org/W6759612735","https://openalex.org/W6760858585"],"related_works":["https://openalex.org/W3028366910","https://openalex.org/W2340159482","https://openalex.org/W1543739517","https://openalex.org/W2297502789","https://openalex.org/W2788389474","https://openalex.org/W2809902876","https://openalex.org/W1492027935","https://openalex.org/W2147238716","https://openalex.org/W955403257","https://openalex.org/W2381982958"],"abstract_inverted_index":{"We":[0],"present":[1],"the":[2,13,51,66,70,73,92,95,104,130,135,149,155,160],"architectural,":[3],"circuit":[4,26],"topology,":[5],"transistor-level":[6],"schematics,":[7],"and":[8,72,90,100,120,154],"layout":[9,101],"design":[10],"considerations":[11],"for":[12,107],"highest":[14],"sampling-rate":[15],"single-chip":[16],"ADC":[17,150],"reported":[18],"to":[19,82,138],"date":[20],"in":[21,46],"any":[22],"semiconductor":[23],"technology.":[24],"The":[25,63,97,144],"uses":[27],"a":[28,38,55],"2\u00d7":[29],"time-interleaved":[30,56],"architecture":[31],"integrating":[32],"two":[33],"track-and-hold":[34],"amplifiers,":[35],"each":[36,133],"driving":[37],"5-bit":[39,59],"flash":[40],"sub-ADC":[41],"sampled":[42],"at":[43,109],"64":[44,136],"GHz":[45],"antiphase.":[47],"For":[48],"testing":[49],"purposes,":[50],"chip":[52,162],"also":[53],"incorporates":[54],"128-GS/s":[57],"thermometer-coded":[58],"current":[60],"steering":[61],"DAC.":[62,96],"performance":[64],"of":[65,76,78,94,103,132,134,148,159],"ADC-DAC":[67,161],"combo,":[68],"including":[69],"SFDR":[71],"effective":[74],"number":[75],"bits":[77,80],"4":[79],"up":[81],"32-GHz":[83],"input":[84],"signals,":[85],"was":[86],"characterized":[87],"on":[88],"die":[89,157],"includes":[91],"impact":[93],"power":[98,146],"consumption":[99,147],"footprint":[102,131],"ADC,":[105],"critical":[106],"operation":[108],"128":[110],"GS/s,":[111],"were":[112],"minimized":[113],"by":[114],"employing":[115],"novel":[116],"1-mA":[117],"Cherry-Hooper":[118],"comparators":[119],"quasi-current-mode":[121],"logic":[122],"MOS-HBT":[123],"latches":[124],"with":[125],"active":[126],"peaking,":[127],"which":[128],"reduced":[129],"ADC-lanes":[137],"10":[139],"\u03bcm":[140],"\u00d7":[141,166],"70":[142],"\u03bcm.":[143],"total":[145,156],"is":[151,163],"1.25":[152],"W":[153],"area":[158],"1.1":[164],"mm":[165],"1.9":[167],"mm.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}