{"id":"https://openalex.org/W2909134018","doi":"https://doi.org/10.1109/jssc.2018.2888872","title":"A 550-$\\mu$ W 20-kHz BW 100.8-dB SNDR Linear- Exponential Multi-Bit Incremental $\\Sigma\\Delta$ ADC With 256 Clock Cycles in 65-nm CMOS","display_name":"A 550-$\\mu$ W 20-kHz BW 100.8-dB SNDR Linear- Exponential Multi-Bit Incremental $\\Sigma\\Delta$ ADC With 256 Clock Cycles in 65-nm CMOS","publication_year":2019,"publication_date":"2019-01-09","ids":{"openalex":"https://openalex.org/W2909134018","doi":"https://doi.org/10.1109/jssc.2018.2888872","mag":"2909134018"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2018.2888872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2888872","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042595300","display_name":"Biao Wang","orcid":"https://orcid.org/0000-0002-8613-8689"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":true,"raw_author_name":"Biao Wang","raw_affiliation_strings":["Faculty of Science and Technology, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073702117","display_name":"Sai\u2010Weng Sin","orcid":"https://orcid.org/0000-0001-9346-8291"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Sai-Weng Sin","raw_affiliation_strings":["Faculty of Science and Technology, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061042931","display_name":"U Seng\u2010Pan","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Seng-Pan U.","raw_affiliation_strings":["University of Macau, Taipa, Macau, MO"],"affiliations":[{"raw_affiliation_string":"University of Macau, Taipa, Macau, MO","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026435756","display_name":"Franco Maloberti","orcid":"https://orcid.org/0000-0001-8596-7824"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Franco Maloberti","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["Faculty of Science and Technology, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5042595300"],"corresponding_institution_ids":["https://openalex.org/I204512498"],"apc_list":null,"apc_paid":null,"fwci":2.5823,"has_fulltext":false,"cited_by_count":75,"citation_normalized_percentile":{"value":0.89165591,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"54","issue":"4","first_page":"1161","last_page":"1172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.600380539894104},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5748145580291748},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.5158928632736206},{"id":"https://openalex.org/keywords/exponential-function","display_name":"Exponential function","score":0.5124385952949524},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.4864192008972168},{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.4744718670845032},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46216249465942383},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.4455629885196686},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.4217036962509155},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.4155639111995697},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.4113616347312927},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.38329726457595825},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.348371684551239},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3052564263343811},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15851867198944092},{"id":"https://openalex.org/keywords/mathematical-analysis","display_name":"Mathematical analysis","score":0.15727227926254272},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.13586735725402832},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1051437258720398}],"concepts":[{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.600380539894104},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5748145580291748},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5158928632736206},{"id":"https://openalex.org/C151376022","wikidata":"https://www.wikidata.org/wiki/Q168698","display_name":"Exponential function","level":2,"score":0.5124385952949524},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.4864192008972168},{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.4744718670845032},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46216249465942383},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.4455629885196686},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.4217036962509155},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.4155639111995697},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.4113616347312927},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.38329726457595825},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.348371684551239},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3052564263343811},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15851867198944092},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.15727227926254272},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.13586735725402832},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1051437258720398},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2018.2888872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2888872","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5134632716","display_name":null,"funder_award_id":"055/2012/A2","funder_id":"https://openalex.org/F4320323893","funder_display_name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia"},{"id":"https://openalex.org/G769476742","display_name":null,"funder_award_id":"MYRG2017-00192-FST","funder_id":"https://openalex.org/F4320322841","funder_display_name":"Universidade de Macau"}],"funders":[{"id":"https://openalex.org/F4320322841","display_name":"Universidade de Macau","ror":"https://ror.org/01r4q9n85"},{"id":"https://openalex.org/F4320323893","display_name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia","ror":"https://ror.org/05vna4324"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W1582910515","https://openalex.org/W1837816695","https://openalex.org/W1989779125","https://openalex.org/W2015794844","https://openalex.org/W2019832323","https://openalex.org/W2033230242","https://openalex.org/W2071848335","https://openalex.org/W2099432139","https://openalex.org/W2101004723","https://openalex.org/W2107683251","https://openalex.org/W2118169469","https://openalex.org/W2123894672","https://openalex.org/W2143652491","https://openalex.org/W2159191222","https://openalex.org/W2167563832","https://openalex.org/W2205879929","https://openalex.org/W2524963495","https://openalex.org/W2607531354","https://openalex.org/W2743401663","https://openalex.org/W2768008485","https://openalex.org/W2793785159","https://openalex.org/W2899030849","https://openalex.org/W6742398062","https://openalex.org/W6749820237","https://openalex.org/W6755557593"],"related_works":["https://openalex.org/W2896282852","https://openalex.org/W2025217054","https://openalex.org/W2019115495","https://openalex.org/W3023578650","https://openalex.org/W3009663956","https://openalex.org/W2038124446","https://openalex.org/W2153793371","https://openalex.org/W4315707241","https://openalex.org/W2904869669","https://openalex.org/W4205154259"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,125],"incremental":[4],"analog-todigital":[5],"converter":[6,122],"(IADC)":[7],"with":[8,43,137],"a":[9,22,44],"two-phase":[10,51],"linear-exponential":[11],"accumulation":[12],"loop.":[13],"In":[14],"the":[15,18,33,38,54,57,62,69,77,88,91,102,110,120],"linear":[16],"phase,":[17],"loop":[19],"works":[20],"as":[21],"first-order":[23,63],"structure.":[24],"The":[25,50,72,159],"noise-coupling":[26],"(NC)":[27],"path":[28],"is":[29],"then":[30],"enabled":[31],"in":[32,61,68,114,151],"exponential":[34,70],"phase":[35],"thus":[36],"boosting":[37,67],"signalto-quantization-noise":[39],"ratio":[40,129],"(SQNR)":[41],"exponentially":[42],"few":[45],"number":[46],"of":[47,56,90,133,154],"clock":[48],"cycles.":[49],"scheme":[52,98],"combines":[53],"advantages":[55],"thermal":[58],"noise":[59],"suppression":[60],"IADC":[64],"and":[65,143,161,168],"SQNR":[66],"mode.":[71],"uniformexponential":[73],"weight":[74],"function":[75],"allows":[76],"data":[78],"weighted":[79],"averaging":[80],"(DWA)":[81],"technique":[82],"to":[83,87,108],"work":[84],"well,":[85],"leading":[86],"rotation":[89],"multi-bit":[92],"DAC":[93],"mismatch":[94],"error.":[95],"Meanwhile,":[96],"this":[97],"does":[99],"not":[100],"destroy":[101],"notches,":[103],"which":[104],"can":[105],"be":[106],"utilized":[107],"suppress":[109],"line":[111],"noise.":[112],"Implemented":[113],"65-nm":[115],"CMOS":[116],"under":[117],"1.2V":[118],"supply,":[119],"analog-to-digital":[121],"(ADC)":[123],"achieves":[124],"signal-to-noise":[126],"+":[127],"distortion":[128],"(SNDR)/dynamic":[130],"range":[131],"(DR)":[132],"100.8":[134],"dB/101.8":[135],"dB":[136],"20-kHz":[138],"bandwidth":[139],"(BW),":[140],"550":[141],"\u03bcW,":[142],"0.134":[144],"mm":[145],"<sup":[146],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[147],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[148],",":[149],"resulting":[150],"Walden/Schreier":[152],"FoMW/FoMS":[153],"153":[155],"fJ/176.4":[156],"dB,":[157],"respectively.":[158,172],"differential":[160],"integral":[162],"nonlinearities":[163],"are":[164],"+0.27":[165],"LSB/-0.27":[166],"LSB":[167],"+0.84":[169],"LSB/-0.81":[170],"LSB,":[171]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":15},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":23},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":5}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}