{"id":"https://openalex.org/W2897737610","doi":"https://doi.org/10.1109/jssc.2018.2874040","title":"A 112 Gb/s PAM-4 56 Gb/s NRZ Reconfigurable Transmitter With Three-Tap FFE in 10-nm FinFET","display_name":"A 112 Gb/s PAM-4 56 Gb/s NRZ Reconfigurable Transmitter With Three-Tap FFE in 10-nm FinFET","publication_year":2018,"publication_date":"2018-10-19","ids":{"openalex":"https://openalex.org/W2897737610","doi":"https://doi.org/10.1109/jssc.2018.2874040","mag":"2897737610"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2018.2874040","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2874040","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100451545","display_name":"Jihwan Kim","orcid":"https://orcid.org/0000-0002-5599-2997"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jihwan Kim","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023837519","display_name":"Ajay Balankutty","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ajay Balankutty","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049230596","display_name":"Rajeev Dokania","orcid":"https://orcid.org/0000-0003-0805-2692"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajeev K. Dokania","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087380109","display_name":"Amr Elshazly","orcid":"https://orcid.org/0000-0002-0628-9138"},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amr Elshazly","raw_affiliation_strings":["Marvell Semiconductor Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100661079","display_name":"Hyung Seok Kim","orcid":"https://orcid.org/0000-0003-2386-7945"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyung Seok Kim","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074974280","display_name":"Sandipan Kundu","orcid":"https://orcid.org/0000-0003-3806-6913"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandipan Kundu","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089718956","display_name":"Dan Shi","orcid":"https://orcid.org/0000-0002-8443-947X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dan Shi","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034543680","display_name":"Skyler Weaver","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Skyler Weaver","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028081514","display_name":"Kai Yu","orcid":"https://orcid.org/0000-0002-0938-2987"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kai Yu","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010946517","display_name":"Frank O\u2019Mahony","orcid":"https://orcid.org/0000-0001-7961-9452"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank O'Mahony","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5100451545"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":3.7338,"has_fulltext":false,"cited_by_count":79,"citation_normalized_percentile":{"value":0.93883407,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"54","issue":"1","first_page":"29","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.664476752281189},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5929955244064331},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.4964292645454407},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.44235652685165405},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43832120299339294},{"id":"https://openalex.org/keywords/pulse-amplitude-modulation","display_name":"Pulse-amplitude modulation","score":0.42277318239212036},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4213165044784546},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4058244526386261},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4048137068748474},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34028393030166626},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2448280155658722},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23646509647369385},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16551589965820312},{"id":"https://openalex.org/keywords/pulse","display_name":"Pulse (music)","score":0.15636610984802246},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1538124680519104},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.1440979242324829}],"concepts":[{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.664476752281189},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5929955244064331},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.4964292645454407},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.44235652685165405},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43832120299339294},{"id":"https://openalex.org/C20518276","wikidata":"https://www.wikidata.org/wiki/Q186130","display_name":"Pulse-amplitude modulation","level":4,"score":0.42277318239212036},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4213165044784546},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4058244526386261},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4048137068748474},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34028393030166626},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2448280155658722},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23646509647369385},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16551589965820312},{"id":"https://openalex.org/C2780167933","wikidata":"https://www.wikidata.org/wiki/Q1550652","display_name":"Pulse (music)","level":3,"score":0.15636610984802246},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1538124680519104},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.1440979242324829}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2018.2874040","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2874040","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9200000166893005,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320338335","display_name":"H2020 European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1994184480","https://openalex.org/W2006598000","https://openalex.org/W2088083354","https://openalex.org/W2127624169","https://openalex.org/W2132542265","https://openalex.org/W2134841353","https://openalex.org/W2139132358","https://openalex.org/W2148017713","https://openalex.org/W2157486149","https://openalex.org/W2291503793","https://openalex.org/W2475869506","https://openalex.org/W2512598669","https://openalex.org/W2570488823","https://openalex.org/W2592571780","https://openalex.org/W2594123976","https://openalex.org/W2594463058","https://openalex.org/W2752661406","https://openalex.org/W2767205552","https://openalex.org/W2787310733","https://openalex.org/W2790928636","https://openalex.org/W2792833155","https://openalex.org/W2793529293","https://openalex.org/W2794061908","https://openalex.org/W2899541480","https://openalex.org/W6652021572","https://openalex.org/W6672659195","https://openalex.org/W6682968360","https://openalex.org/W6697048078","https://openalex.org/W6734330904","https://openalex.org/W6734750259","https://openalex.org/W6749183639","https://openalex.org/W6749397863","https://openalex.org/W6749542412","https://openalex.org/W6749633364"],"related_works":["https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W984417604","https://openalex.org/W2967785526","https://openalex.org/W2355663289","https://openalex.org/W2106913410","https://openalex.org/W2065391525","https://openalex.org/W4380372336","https://openalex.org/W2354248671","https://openalex.org/W2127991530"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,38,44,55,62,74,102],"reconfigurable":[4],"56":[5,22],"GS/s":[6],"transmitter":[7],"(TX)":[8],"that":[9],"operates":[10],"up":[11],"to":[12],"112":[13,119],"Gb/s":[14,23,120],"with":[15,24,43,61,88,110],"four-level":[16],"pulse-amplitude":[17],"modulation":[18,27,123],"(PAM-4)":[19],"and":[20,96,101,129],"at":[21,118],"non-return-to-zero":[25],"(NRZ)":[26],"scheme.":[28],"Fabricated":[29],"in":[30,121],"the":[31,35,52],"10-nm":[32],"FinFET":[33],"technology,":[34],"TX":[36,53,116,139],"incorporates":[37],"four-way":[39],"interleaved":[40],"quarter-rate":[41],"architecture":[42],"three-tap":[45],"feed-forward":[46],"equalizer":[47],"(FFE).":[48],"Key":[49],"features":[50],"of":[51,145],"include":[54],"1-UI":[56],"pulse-generator-based":[57],"4:1":[58],"serializer":[59],"combined":[60],"current-mode":[63],"logic":[64],"(CML)":[65],"driver,":[66],"low-power":[67],"data-serializing":[68],"paths,":[69],"an":[70,133,143],"output":[71],"pad-network":[72],"using":[73],"multi-segment":[75],"<inline-formula":[76],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[77,105,149],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[78],"<tex-math":[79],"notation=\"LaTeX\">$\\pi":[80],"$":[81],"</tex-math></inline-formula>":[82],"-coil":[83],"for":[84],"bandwidth":[85],"co-optimization":[86],"together":[87],"ESD":[89],"diodes,":[90],"sub-80-fs":[91],"resolution":[92],"duty-cycle":[93],"detector/corrector":[94,98],"(DCD/DCC)":[95],"quadrature-error":[97],"(QED/QEC)":[99],"circuits,":[100],"hybrid":[103],"<italic":[104],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">LC</i>":[106],"-phase-locked":[107],"loop":[108],"(PLL)":[109],"quadrature":[111],"clock":[112],"distribution":[113],"circuits.":[114],"The":[115,138],"operating":[117],"PAM-4":[122],"consumes":[124],"232":[125],"mW":[126],"from":[127],"1-":[128],"1.5-V":[130],"supplies,":[131],"achieving":[132],"2.07":[134],"pJ/b":[135],"energy":[136],"efficiency.":[137],"front":[140],"end":[141],"occupies":[142],"area":[144],"0.0302":[146],"mm":[147],"<sup":[148],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[150],".":[151]},"counts_by_year":[{"year":2025,"cited_by_count":14},{"year":2024,"cited_by_count":16},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":12},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}