{"id":"https://openalex.org/W2895509314","doi":"https://doi.org/10.1109/jssc.2018.2870551","title":"A 0.0056-mm<sup>2</sup> \u2212249-dB-FoM All-Digital MDLL Using a Block-Sharing Offset-Free Frequency-Tracking Loop and Dual Multiplexed-Ring VCOs","display_name":"A 0.0056-mm<sup>2</sup> \u2212249-dB-FoM All-Digital MDLL Using a Block-Sharing Offset-Free Frequency-Tracking Loop and Dual Multiplexed-Ring VCOs","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2895509314","doi":"https://doi.org/10.1109/jssc.2018.2870551","mag":"2895509314"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2018.2870551","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2870551","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010440595","display_name":"Shiheng Yang","orcid":"https://orcid.org/0000-0002-4883-160X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":true,"raw_author_name":"Shiheng Yang","raw_affiliation_strings":["Faculty of Science and Technology, University of Macau, Macao, China"],"raw_orcid":"https://orcid.org/0000-0002-4883-160X","affiliations":[{"raw_affiliation_string":"Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006541988","display_name":"Jun Yin","orcid":"https://orcid.org/0000-0002-4195-4551"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Jun Yin","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China"],"raw_orcid":"https://orcid.org/0000-0002-4195-4551","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058845450","display_name":"Pui\u2010In Mak","orcid":"https://orcid.org/0000-0002-3579-8740"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Pui-In Mak","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China"],"raw_orcid":"https://orcid.org/0000-0002-3579-8740","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China"],"raw_orcid":"https://orcid.org/0000-0003-2821-648X","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010440595"],"corresponding_institution_ids":["https://openalex.org/I204512498"],"apc_list":null,"apc_paid":null,"fwci":1.8324,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.86365516,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"54","issue":"1","first_page":"88","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7004926204681396},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6900250911712646},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5596134662628174},{"id":"https://openalex.org/keywords/varicap","display_name":"Varicap","score":0.504334568977356},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4768691956996918},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4502500891685486},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.45021870732307434},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4301181435585022},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.42485445737838745},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3925253450870514},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38830721378326416},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.37126752734184265},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31205976009368896},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.14693593978881836},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.11563846468925476},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.10517063736915588}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7004926204681396},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6900250911712646},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5596134662628174},{"id":"https://openalex.org/C15485314","wikidata":"https://www.wikidata.org/wiki/Q467463","display_name":"Varicap","level":4,"score":0.504334568977356},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4768691956996918},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4502500891685486},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.45021870732307434},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4301181435585022},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.42485445737838745},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3925253450870514},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38830721378326416},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.37126752734184265},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31205976009368896},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.14693593978881836},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.11563846468925476},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.10517063736915588},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2018.2870551","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2870551","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[{"id":"https://openalex.org/G551111184","display_name":null,"funder_award_id":"MYRG2017-00185-AMSV","funder_id":"https://openalex.org/F4320322841","funder_display_name":"Universidade de Macau"}],"funders":[{"id":"https://openalex.org/F4320322841","display_name":"Universidade de Macau","ror":"https://ror.org/01r4q9n85"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1948778041","https://openalex.org/W1975693956","https://openalex.org/W2036186630","https://openalex.org/W2066871406","https://openalex.org/W2069335439","https://openalex.org/W2107514446","https://openalex.org/W2118565267","https://openalex.org/W2121854746","https://openalex.org/W2151100180","https://openalex.org/W2161139924","https://openalex.org/W2162504624","https://openalex.org/W2177383565","https://openalex.org/W2295656041","https://openalex.org/W2462522525","https://openalex.org/W2519022190","https://openalex.org/W2570002238","https://openalex.org/W2592753695","https://openalex.org/W2594705442","https://openalex.org/W2754812974","https://openalex.org/W2790292185","https://openalex.org/W6644280247"],"related_works":["https://openalex.org/W2024671495","https://openalex.org/W2095964384","https://openalex.org/W2011685869","https://openalex.org/W2141726610","https://openalex.org/W2061664740","https://openalex.org/W2351038718","https://openalex.org/W2102265341","https://openalex.org/W1973752502","https://openalex.org/W3120993187","https://openalex.org/W2129934783"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3,41,172],"ultra-compact":[4],"all-digital":[5],"multiplying":[6],"delay-locked":[7],"loop":[8,16],"(MDLL)":[9],"featuring":[10],"a":[11,32,117,121,135,145,156,167],"low-power":[12,37],"block-sharing":[13],"offset-free":[14],"frequency-tracking":[15],"(FTL)":[17],"to":[18,44,105,140],"calibrate":[19],"the":[20,24,47,54,59,70,78,90,95,111,131,180,183],"process\u2013voltage\u2013temperature":[21],"variations":[22],"of":[23,61,124,149,174,182],"voltage-controlled":[25],"oscillator":[26],"(VCO)":[27],"frequency.":[28],"Such":[29],"FTL":[30,92],"utilizes":[31],"digital-controlled":[33],"delay":[34],"line":[35],"(DCDL)-based":[36],"time-interval":[38],"comparator":[39],"and":[40,72,89,143],"adjacent-edge":[42],"selector,":[43,81],"precisely":[45],"detect":[46],"static":[48],"phase":[49],"offset":[50],"(SPO)":[51],"caused":[52],"by":[53],"VCO":[55],"frequency":[56,112],"drifting":[57],"in":[58,116,171],"presence":[60],"reference":[62,158],"injection.":[63],"The":[64,98,160],"block-sharing-based":[65],"SPO":[66],"detection":[67],"aids":[68],"nullifying":[69],"circuit-mismatch-":[71],"offset-induced":[73],"deterministic":[74],"error.":[75],"Also,":[76],"for":[77],"adjacent":[79],"edge":[80],"block":[82],"sharing":[83],"between":[84],"its":[85],"control":[86],"generation":[87],"circuits":[88],"coarse":[91],"further":[93],"reduces":[94],"power":[96,161],"consumption.":[97],"varactor-tuned":[99],"dual":[100],"multiplexed-ring":[101],"VCOs":[102],"(MRVCOs)":[103],"serve":[104],"reduce":[106],"jitter":[107,148],"variation":[108],"while":[109],"extending":[110],"tuning":[113,136],"range.":[114],"Fabricated":[115],"28-nm":[118],"CMOS":[119],"with":[120,179],"core":[122],"area":[123],"0.0056":[125],"mm":[126],"<sup":[127],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[128],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[129],",":[130],"proposed":[132],"MDLL":[133],"covers":[134],"range":[137],"from":[138],"1.55":[139],"3.35":[141],"GHz,":[142],"exhibits":[144],"root-mean-square":[146],"(rms)":[147],"292":[150],"fs":[151],"at":[152,166],"3-GHz":[153],"output,":[154],"under":[155],"200-MHz":[157],"clock.":[159],"consumption":[162],"is":[163],"1.45":[164],"mW":[165],"0.8-V":[168],"supply,":[169],"resulting":[170],"FoM":[173],"\u2212249":[175],"dB":[176],"favorably":[177],"comparable":[178],"state":[181],"art.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}