{"id":"https://openalex.org/W2888422814","doi":"https://doi.org/10.1109/jssc.2018.2861873","title":"A 23.6-Mb/mm<inline-formula> <tex-math notation=\"LaTeX\">$^{2}$ </tex-math> </inline-formula> SRAM in 10-nm FinFET Technology With Pulsed-pMOS TVC and Stepped-WL for Low-Voltage Applications","display_name":"A 23.6-Mb/mm<inline-formula> <tex-math notation=\"LaTeX\">$^{2}$ </tex-math> </inline-formula> SRAM in 10-nm FinFET Technology With Pulsed-pMOS TVC and Stepped-WL for Low-Voltage Applications","publication_year":2018,"publication_date":"2018-08-24","ids":{"openalex":"https://openalex.org/W2888422814","doi":"https://doi.org/10.1109/jssc.2018.2861873","mag":"2888422814"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2018.2861873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2861873","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007891380","display_name":"Zheng Guo","orcid":"https://orcid.org/0000-0001-8615-9749"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zheng Guo","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-8615-9749","affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100644921","display_name":"Daeyeon Kim","orcid":"https://orcid.org/0000-0002-5879-8313"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daeyeon Kim","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050071437","display_name":"Satyanand Nalam","orcid":"https://orcid.org/0000-0002-6767-1752"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Satyanand Nalam","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-6767-1752","affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041500446","display_name":"Jami Wiedemer","orcid":"https://orcid.org/0000-0001-6874-0636"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jami Wiedemer","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-6874-0636","affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100363482","display_name":"Xiaofei Wang","orcid":"https://orcid.org/0000-0003-2178-8661"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaofei Wang","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053857493","display_name":"Eric Karl","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Karl","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.4849,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.82235127,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"54","issue":"1","first_page":"210","last_page":"216"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3477495312690735},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.32902467250823975}],"concepts":[{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3477495312690735},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.32902467250823975}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2018.2861873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2861873","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1966797259","https://openalex.org/W1989004855","https://openalex.org/W1998798369","https://openalex.org/W2049520384","https://openalex.org/W2071159343","https://openalex.org/W2075221456","https://openalex.org/W2096288219","https://openalex.org/W2098678283","https://openalex.org/W2132010492","https://openalex.org/W2148301792","https://openalex.org/W2162517322","https://openalex.org/W2165720303","https://openalex.org/W2198948050","https://openalex.org/W2787310733","https://openalex.org/W2787647763","https://openalex.org/W2789777840","https://openalex.org/W4244763807","https://openalex.org/W6674702941"],"related_works":["https://openalex.org/W2963339245","https://openalex.org/W241866648","https://openalex.org/W2335699373","https://openalex.org/W2135173043","https://openalex.org/W4253321761","https://openalex.org/W2319007069","https://openalex.org/W2600284381","https://openalex.org/W2324899973","https://openalex.org/W4232640560","https://openalex.org/W2962706324"],"abstract_inverted_index":{"A":[0,22,77],"23.6-Mb/mm2and":[1],"a":[2,8],"20.4-Mb/mm2SRAM":[3],"arrays":[4],"are":[5],"manufactured":[6],"in":[7,87],"10-nm":[9],"FinFET":[10],"CMOS":[11],"technology,":[12],"utilizing":[13],"high-density":[14,89],"0.0312":[15],"\u03bcm2and":[16],"low-voltage":[17,72],"0.0367":[18],"\u03bcm26T":[19],"SRAM":[20,74,91],"bitcells.":[21],"pulsed-pMOS":[23],"transient":[24],"voltage":[25],"collapse":[26],"(PP-TVC)":[27],"write":[28,35,41,46,63,94],"assist":[29,42],"circuit":[30],"is":[31,81],"implemented":[32,82],"to":[33,50,61,83,96],"minimize":[34],"energy":[36,47],"overhead":[37],"of":[38,112],"the":[39,51,71,88,107,113],"TVC":[40,55],"technique,":[43],"delivering":[44],"43%":[45],"reduction":[48,86],"compared":[49],"conventional":[52],"strong-bias":[53],"nMOS":[54],"(SBN-TVC).":[56],"PP-TVC":[57],"also":[58],"achieves":[59],"up":[60],"50-mV":[62],"VMINreduction":[64],"at":[65],"90th":[66],"percentile,":[67],"enabling":[68],"0.6-V":[69],"VMINfor":[70],"6T":[73,90],"cell":[75,92],"(LVC).":[76],"stepped-wordline":[78],"(S-WL)":[79],"technique":[80],"deliver":[84],">100-mV":[85],"(HDC)":[93],"VMINrelative":[95],"static":[97],"WL":[98],"underdrive":[99],"(WLUD),":[100],"while":[101],"achieving":[102],"similar":[103],"read":[104],"VMIN,":[105],"pulling":[106],"HDC":[108],"VMINwithin":[109],"35":[110],"mV":[111],"LVC":[114],"VMIN.":[115]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":5},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":6}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}