{"id":"https://openalex.org/W2799859329","doi":"https://doi.org/10.1109/jssc.2018.2820147","title":"A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise","display_name":"A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise","publication_year":2018,"publication_date":"2018-04-23","ids":{"openalex":"https://openalex.org/W2799859329","doi":"https://doi.org/10.1109/jssc.2018.2820147","mag":"2799859329"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2018.2820147","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2820147","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ris.utwente.nl/ws/files/97766430/JSSCFINALVERSION_Harijot.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033296262","display_name":"Harijot Singh Bindra","orcid":"https://orcid.org/0000-0002-7923-1383"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Harijot Singh Bindra","raw_affiliation_strings":["Integrated Circuit Design Group, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0002-7923-1383","affiliations":[{"raw_affiliation_string":"Integrated Circuit Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016474141","display_name":"Christiaan E. Lokin","orcid":"https://orcid.org/0000-0001-7940-1883"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Christiaan E. Lokin","raw_affiliation_strings":["Integrated Circuit Design Group, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0001-7940-1883","affiliations":[{"raw_affiliation_string":"Integrated Circuit Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060335013","display_name":"Dani\u00ebl Schinkel","orcid":"https://orcid.org/0000-0002-7886-3979"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Daniel Schinkel","raw_affiliation_strings":["Teledyne DALSA Semiconductors, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0002-7886-3979","affiliations":[{"raw_affiliation_string":"Teledyne DALSA Semiconductors, Enschede, The Netherlands","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001455308","display_name":"Anne-Johan Annema","orcid":"https://orcid.org/0000-0001-8164-3064"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Anne-Johan Annema","raw_affiliation_strings":["Integrated Circuit Design Group, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0001-8164-3064","affiliations":[{"raw_affiliation_string":"Integrated Circuit Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035402438","display_name":"Bram Nauta","orcid":"https://orcid.org/0000-0001-6790-5873"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Bram Nauta","raw_affiliation_strings":["Integrated Circuit Design Group, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0001-6790-5873","affiliations":[{"raw_affiliation_string":"Integrated Circuit Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.8435,"has_fulltext":true,"cited_by_count":223,"citation_normalized_percentile":{"value":0.96998384,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":"53","issue":"7","first_page":"1902","last_page":"1912"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.950749933719635},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.6134566068649292},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5631890892982483},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.5217640995979309},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5158652663230896},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5095643997192383},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.49524131417274475},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4667516052722931},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4580257833003998},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4412953555583954},{"id":"https://openalex.org/keywords/noise-figure","display_name":"Noise figure","score":0.41449931263923645},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3768414556980133},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23397186398506165}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.950749933719635},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.6134566068649292},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5631890892982483},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.5217640995979309},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5158652663230896},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5095643997192383},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.49524131417274475},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4667516052722931},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4580257833003998},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4412953555583954},{"id":"https://openalex.org/C112806910","wikidata":"https://www.wikidata.org/wiki/Q746825","display_name":"Noise figure","level":4,"score":0.41449931263923645},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3768414556980133},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23397186398506165},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2018.2820147","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2820147","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/18e51de9-10a3-4208-94c2-d4ddf6636175","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/18e51de9-10a3-4208-94c2-d4ddf6636175","pdf_url":"https://ris.utwente.nl/ws/files/97766430/JSSCFINALVERSION_Harijot.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bindra, H S, Lokin, C E, Schinkel, D, Annema, A-J & Nauta, B 2018, 'A 1.2-V Dynamic bias latch-type comparator in 65-nm CMOS with 0.4-mV input noise', IEEE journal of solid-state circuits, vol. 53, no. 7, pp. 1902-1912. https://doi.org/10.1109/JSSC.2018.2820147","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/18e51de9-10a3-4208-94c2-d4ddf6636175","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/18e51de9-10a3-4208-94c2-d4ddf6636175","pdf_url":"https://ris.utwente.nl/ws/files/97766430/JSSCFINALVERSION_Harijot.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bindra, H S, Lokin, C E, Schinkel, D, Annema, A-J & Nauta, B 2018, 'A 1.2-V Dynamic bias latch-type comparator in 65-nm CMOS with 0.4-mV input noise', IEEE journal of solid-state circuits, vol. 53, no. 7, pp. 1902-1912. https://doi.org/10.1109/JSSC.2018.2820147","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2799859329.pdf","grobid_xml":"https://content.openalex.org/works/W2799859329.grobid-xml"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W1533614470","https://openalex.org/W1806144281","https://openalex.org/W1966436625","https://openalex.org/W1977030506","https://openalex.org/W1981600607","https://openalex.org/W2018896644","https://openalex.org/W2098175786","https://openalex.org/W2124222653","https://openalex.org/W2128485160","https://openalex.org/W2131430631","https://openalex.org/W2131792101","https://openalex.org/W2154979280","https://openalex.org/W2163359472","https://openalex.org/W2492388076","https://openalex.org/W2601028978","https://openalex.org/W2742638258","https://openalex.org/W2755724757","https://openalex.org/W2768830384","https://openalex.org/W2788013190","https://openalex.org/W2942228371","https://openalex.org/W2987599063","https://openalex.org/W4301253858","https://openalex.org/W6679565898"],"related_works":["https://openalex.org/W2034349229","https://openalex.org/W1972415042","https://openalex.org/W4366783034","https://openalex.org/W2005410346","https://openalex.org/W2150642609","https://openalex.org/W3004219868","https://openalex.org/W4313221225","https://openalex.org/W4306816370","https://openalex.org/W2042511722","https://openalex.org/W2390229089"],"abstract_inverted_index":{"A":[0],"latch-type":[1],"comparator":[2,43,83],"with":[3,18],"a":[4,11,19,109],"dynamic":[5,16,81,99],"bias":[6,17,82,100],"pre-amplifier":[7,30,72],"is":[8,22,44],"implemented":[9,89],"in":[10,52],"65-nm":[12],"CMOS":[13],"process.":[14],"The":[15,42],"tail":[20],"capacitor":[21],"simple":[23],"to":[24,37,48,69],"implement":[25],"and":[26,46,57,76,84,94],"ensures":[27],"that":[28,66,97],"the":[29,39,71,80,85,91,98,103,113,124],"output":[31],"nodes":[32],"are":[33,64,88],"only":[34],"partially":[35],"discharged":[36],"reduce":[38,102],"energy":[40,55,105],"consumption.":[41],"analyzed":[45],"compared":[47],"its":[49],"prior":[50,86],"art":[51,87],"terms":[53],"of":[54,122],"consumption":[56,106],"input":[58,119],"referred":[59],"noise":[60,75,116],"voltage.":[61,126],"First-order":[62],"equations":[63],"presented":[65],"show":[67,96],"how":[68],"optimize":[70],"for":[73,112],"low":[74],"high":[77],"gain.":[78],"Both":[79],"on":[90],"same":[92,114],"die":[93],"measurements":[95],"can":[101],"average":[104],"by":[107],"about":[108],"factor":[110],"2.5":[111],"input-equivalent":[115],"at":[117],"an":[118],"common-mode":[120],"level":[121],"half":[123],"supply":[125]},"counts_by_year":[{"year":2026,"cited_by_count":11},{"year":2025,"cited_by_count":40},{"year":2024,"cited_by_count":42},{"year":2023,"cited_by_count":37},{"year":2022,"cited_by_count":39},{"year":2021,"cited_by_count":25},{"year":2020,"cited_by_count":15},{"year":2019,"cited_by_count":10},{"year":2018,"cited_by_count":4}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}