{"id":"https://openalex.org/W2800944932","doi":"https://doi.org/10.1109/jssc.2018.2820145","title":"An 800-MHz Mixed-<inline-formula> <tex-math notation=\"LaTeX\">$V_{\\text{T}}$ </tex-math> </inline-formula> 4T IFGC Embedded DRAM in 28-nm CMOS Bulk Process for Approximate Storage Applications","display_name":"An 800-MHz Mixed-<inline-formula> <tex-math notation=\"LaTeX\">$V_{\\text{T}}$ </tex-math> </inline-formula> 4T IFGC Embedded DRAM in 28-nm CMOS Bulk Process for Approximate Storage Applications","publication_year":2018,"publication_date":"2018-05-08","ids":{"openalex":"https://openalex.org/W2800944932","doi":"https://doi.org/10.1109/jssc.2018.2820145","mag":"2800944932"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2018.2820145","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2820145","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://infoscience.epfl.ch/handle/20.500.14299/149840","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034618529","display_name":"Robert Giterman","orcid":"https://orcid.org/0000-0002-1410-4746"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Robert Giterman","raw_affiliation_strings":["Emerging Nanoscaled Integrated Circuits and Systems Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-3845-4580","affiliations":[{"raw_affiliation_string":"Emerging Nanoscaled Integrated Circuits and Systems Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065902823","display_name":"Alexander Fish","orcid":"https://orcid.org/0000-0002-4994-1536"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Alexander Fish","raw_affiliation_strings":["Emerging Nanoscaled Integrated Circuits and Systems Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Emerging Nanoscaled Integrated Circuits and Systems Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073894457","display_name":"Narkis Geuli","orcid":null},"institutions":[{"id":"https://openalex.org/I458620863","display_name":"Mellanox Technologies (Israel)","ror":"https://ror.org/00gym2132","country_code":"IL","type":"company","lineage":["https://openalex.org/I4210088690","https://openalex.org/I458620863"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Narkis Geuli","raw_affiliation_strings":["Digital Backend Team, Mellanox Technologies, Yokne\u2019am Illit, Israel","Digital Backend Team, Mellanox Technologies, Yokne'am Illit, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Backend Team, Mellanox Technologies, Yokne\u2019am Illit, Israel","institution_ids":["https://openalex.org/I458620863"]},{"raw_affiliation_string":"Digital Backend Team, Mellanox Technologies, Yokne'am Illit, Israel","institution_ids":["https://openalex.org/I458620863"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077660918","display_name":"Elad Mentovich","orcid":null},"institutions":[{"id":"https://openalex.org/I458620863","display_name":"Mellanox Technologies (Israel)","ror":"https://ror.org/00gym2132","country_code":"IL","type":"company","lineage":["https://openalex.org/I4210088690","https://openalex.org/I458620863"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Elad Mentovich","raw_affiliation_strings":["Digital Backend Team, Mellanox Technologies, Yokne\u2019am Illit, Israel","Digital Backend Team, Mellanox Technologies, Yokne'am Illit, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Backend Team, Mellanox Technologies, Yokne\u2019am Illit, Israel","institution_ids":["https://openalex.org/I458620863"]},{"raw_affiliation_string":"Digital Backend Team, Mellanox Technologies, Yokne'am Illit, Israel","institution_ids":["https://openalex.org/I458620863"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["Telecommunications Circuits Laboratory, Institute of Electrical Engineering, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-7270-5558","affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Laboratory, Institute of Electrical Engineering, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Adam Teman","raw_affiliation_strings":["Emerging Nanoscaled Integrated Circuits and Systems Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-8233-4711","affiliations":[{"raw_affiliation_string":"Emerging Nanoscaled Integrated Circuits and Systems Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5034618529"],"corresponding_institution_ids":["https://openalex.org/I13955877"],"apc_list":null,"apc_paid":null,"fwci":3.6656,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":{"value":0.93551949,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"53","issue":"7","first_page":"2136","last_page":"2148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7449202537536621},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7436907887458801},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5658220052719116},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.5636840462684631},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5102715492248535},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.49779462814331055},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46339112520217896},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4490455389022827},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3959655165672302},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3755783140659332},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.35936063528060913},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35065585374832153},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34435713291168213},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32772505283355713},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.266439825296402},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14394167065620422},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11508411169052124},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08360826969146729}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7449202537536621},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7436907887458801},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5658220052719116},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.5636840462684631},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5102715492248535},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.49779462814331055},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46339112520217896},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4490455389022827},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3959655165672302},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3755783140659332},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.35936063528060913},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35065585374832153},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34435713291168213},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32772505283355713},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.266439825296402},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14394167065620422},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11508411169052124},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08360826969146729},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2018.2820145","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2820145","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:258301","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/149840","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"WoS","raw_type":"research article"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:258301","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/149840","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"WoS","raw_type":"research article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W604474622","https://openalex.org/W1871722508","https://openalex.org/W1971936677","https://openalex.org/W1975907171","https://openalex.org/W2002293402","https://openalex.org/W2011302298","https://openalex.org/W2048719801","https://openalex.org/W2053709612","https://openalex.org/W2091764549","https://openalex.org/W2093163564","https://openalex.org/W2097346754","https://openalex.org/W2132621842","https://openalex.org/W2143033765","https://openalex.org/W2171894735","https://openalex.org/W2265166184","https://openalex.org/W2319489345","https://openalex.org/W2342995304","https://openalex.org/W2498970880","https://openalex.org/W2511568025","https://openalex.org/W2662219006","https://openalex.org/W2733005606","https://openalex.org/W2754347129","https://openalex.org/W2765125965","https://openalex.org/W2887937160","https://openalex.org/W6754429305"],"related_works":["https://openalex.org/W2127001124","https://openalex.org/W2518930778","https://openalex.org/W2979599569","https://openalex.org/W3007039213","https://openalex.org/W2944414554","https://openalex.org/W2559795407","https://openalex.org/W2000563648","https://openalex.org/W3009022466","https://openalex.org/W2533585248","https://openalex.org/W2142111686"],"abstract_inverted_index":{"Gain-cell":[0],"embedded":[1],"DRAM":[2],"(GC-eDRAM)":[3],"is":[4,42,135],"an":[5,108],"attractive":[6],"alternative":[7],"to":[8,16,29,58,75,89,96],"traditional":[9],"static":[10],"random":[11,189],"access":[12,190],"memory":[13,164],"(SRAM)":[14],"due":[15],"its":[17,25],"high-density,":[18],"low-leakage,":[19],"and":[20,33,52,122,158,188,208,219],"inherent":[21,70],"two-ported":[22,221],"operation,":[23],"yet":[24],"dynamic":[26],"nature":[27],"leads":[28],"limited":[30],"retention":[31],"time":[32],"calls":[34],"for":[35,150],"periodic,":[36],"power-hungry":[37],"refresh":[38,92],"cycles.":[39],"This":[40],"drawback":[41],"further":[43],"aggravated":[44],"in":[45,79,94,101,110,126,177,225],"scaled":[46],"technologies,":[47],"where":[48],"increased":[49],"leakage":[50],"currents":[51],"decreased":[53],"in-cell":[54],"storage":[55],"capacitances":[56],"lead":[57],"accelerated":[59],"data":[60],"integrity":[61],"deterioration.":[62],"The":[63,132,162],"emerging":[64],"approximate":[65,181],"computing":[66,173],"paradigm":[67],"utilizes":[68],"the":[69,80,91,105,119,178,226],"error-resilience":[71],"of":[72,107,180],"different":[73],"applications":[74],"tolerate":[76],"some":[77],"errors":[78],"stored":[81],"data.":[82],"Such":[83],"error":[84],"tolerance":[85],"can":[86,165],"be":[87,166],"exploited":[88],"reduce":[90],"rate":[93],"GC-eDRAM":[95,125],"achieve":[97],"a":[98,127,138,154,184,201,214,220],"substantial":[99],"decrease":[100],"power":[102],"consumption":[103],"at":[104,197],"cost":[106],"increase":[109],"cell":[111,144],"failure":[112],"probability.":[113],"In":[114],"this":[115],"paper,":[116],"we":[117],"present":[118],"first":[120],"fabricated":[121],"fully":[123],"functional":[124],"28-nm":[128],"bulk":[129],"CMOS":[130],"technology.":[131,228],"array,":[133],"which":[134],"based":[136],"on":[137],"novel":[139],"mixed-VT":[140],"four-transistor":[141],"(4T)":[142],"gain":[143],"with":[145,168],"internal":[146],"feedback":[147],"(IFGC)":[148],"optimized":[149],"high":[151],"performance,":[152],"features":[153],"small":[155,185],"silicon":[156,186],"footprint":[157,187],"supports":[159],"high-performance":[160],"operation.":[161],"proposed":[163],"used":[167],"conservative":[169],"(i.e.,":[170],"100%":[171],"reliable)":[172],"paradigms,":[174],"but":[175],"also":[176],"context":[179],"computing,":[182],"featuring":[183],"bandwidth.":[191],"Silicon":[192],"measurements":[193],"demonstrate":[194],"successful":[195],"operation":[196],"800":[198],"MHz":[199],"under":[200],"900-mv":[202],"supply":[203],"while":[204],"retaining":[205],"between":[206],"30%":[207],"45%":[209],"lower":[210],"bitcell":[211],"area":[212],"than":[213],"single-ported":[215],"six-transistor":[216,222],"(6T)":[217],"SRAM":[218,224],"(8T)":[223],"same":[227]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":10},{"year":2018,"cited_by_count":5}],"updated_date":"2026-05-30T09:04:40.226872","created_date":"2025-10-10T00:00:00"}