{"id":"https://openalex.org/W2789608006","doi":"https://doi.org/10.1109/jssc.2018.2797240","title":"Analysis and Design of a 30- to 220-GHz Balanced Cascaded Single-Stage Distributed Amplifier in 130-nm SiGe BiCMOS","display_name":"Analysis and Design of a 30- to 220-GHz Balanced Cascaded Single-Stage Distributed Amplifier in 130-nm SiGe BiCMOS","publication_year":2018,"publication_date":"2018-02-12","ids":{"openalex":"https://openalex.org/W2789608006","doi":"https://doi.org/10.1109/jssc.2018.2797240","mag":"2789608006"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2018.2797240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2797240","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005277733","display_name":"Paolo Valerio Testa","orcid":"https://orcid.org/0000-0002-8309-6743"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Paolo Valerio Testa","raw_affiliation_strings":["Chair for Circuit Design and Network Theory (CCN), Technische Universitaet Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Circuit Design and Network Theory (CCN), Technische Universitaet Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015909764","display_name":"Corrado Carta","orcid":"https://orcid.org/0000-0001-9147-0160"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Corrado Carta","raw_affiliation_strings":["Chair for Circuit Design and Network Theory (CCN), Technische Universitaet Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Circuit Design and Network Theory (CCN), Technische Universitaet Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022462562","display_name":"Udo J\u00f6rges","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Udo Jorges","raw_affiliation_strings":["Chair for Circuit Design and Network Theory (CCN), Technische Universitaet Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Circuit Design and Network Theory (CCN), Technische Universitaet Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049816054","display_name":"Frank Ellinger","orcid":"https://orcid.org/0000-0001-6714-0479"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Ellinger","raw_affiliation_strings":["Chair for Circuit Design and Network Theory (CCN), Technische Universitaet Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Circuit Design and Network Theory (CCN), Technische Universitaet Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5005277733"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":2.3175,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.88834024,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"53","issue":"5","first_page":"1457","last_page":"1467"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.7259342670440674},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.6858290433883667},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.588817298412323},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5481199026107788},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5235790014266968},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.4596642255783081},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4253818988800049},{"id":"https://openalex.org/keywords/frequency-band","display_name":"Frequency band","score":0.4153420329093933},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3824317455291748},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2841672897338867},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2684105634689331},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.22308963537216187},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16559678316116333},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.12159639596939087},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1029248833656311},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07073479890823364}],"concepts":[{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.7259342670440674},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6858290433883667},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.588817298412323},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5481199026107788},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5235790014266968},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.4596642255783081},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4253818988800049},{"id":"https://openalex.org/C2778116611","wikidata":"https://www.wikidata.org/wiki/Q25110567","display_name":"Frequency band","level":3,"score":0.4153420329093933},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3824317455291748},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2841672897338867},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2684105634689331},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.22308963537216187},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16559678316116333},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.12159639596939087},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1029248833656311},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07073479890823364},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2018.2797240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2797240","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W620517009","https://openalex.org/W1596756826","https://openalex.org/W1615762817","https://openalex.org/W1676742829","https://openalex.org/W1760441007","https://openalex.org/W1927489521","https://openalex.org/W2001264559","https://openalex.org/W2032539066","https://openalex.org/W2043855730","https://openalex.org/W2099707970","https://openalex.org/W2129936384","https://openalex.org/W2145680858","https://openalex.org/W2155074166","https://openalex.org/W2161759180","https://openalex.org/W2167105578","https://openalex.org/W2169232973","https://openalex.org/W2170241872","https://openalex.org/W2522167337","https://openalex.org/W2588672549","https://openalex.org/W2736536667","https://openalex.org/W2903136240","https://openalex.org/W3101674816","https://openalex.org/W4255536124","https://openalex.org/W6637287417","https://openalex.org/W6650664518"],"related_works":["https://openalex.org/W2023858428","https://openalex.org/W2538534558","https://openalex.org/W2218509615","https://openalex.org/W27766761","https://openalex.org/W2043562057","https://openalex.org/W2126963364","https://openalex.org/W2538259895","https://openalex.org/W2051287254","https://openalex.org/W2157802116","https://openalex.org/W3047813805"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,28,123,134,138,169],"novel":[4],"distributed":[5],"amplifier":[6,56],"(DA)":[7],"architecture":[8],"for":[9,195],"ultra-wide":[10],"band":[11,46,157],"of":[12,20,37,41,47,73,76,89,95,98,108,133,151,176,183],"operation":[13],"at":[14],"millimeter-wave":[15],"frequency.":[16],"The":[17,31,78,143],"DA":[18],"consists":[19],"two":[21],"cascaded":[22],"single-stage":[23],"DAs":[24],"(CSSDAs)":[25],"embedded":[26],"in":[27,39,83,137],"balanced":[29,66],"architecture.":[30],"implemented":[32],"design":[33,120],"retains":[34],"the":[35,55,65,70,87,90,101,131,155,180,184,186,192],"benefits":[36],"CSSDAs":[38],"terms":[40],"high":[42],"maximum":[43,170],"frequency,":[44],"broad":[45],"operation,":[48],"and":[49,58,61,85,110,117,162,168,189],"compact":[50,124],"area,":[51],"while":[52],"significantly":[53],"improving":[54],"input":[57],"output":[59,92],"matching":[60,93,188],"its":[62],"linearity":[63,190],"with":[64,122,130,160],"architecture,":[67],"which":[68],"are":[69,191],"major":[71],"issues":[72],"this":[74,96],"class":[75,97],"circuits.":[77],"small-signal":[79],"analysis":[80],"is":[81,104,128,145],"provided":[82],"detail":[84],"explains":[86],"nature":[88],"poor":[91],"typical":[94],"DAs.":[99],"Furthermore,":[100],"CSSDA":[102],"gain":[103,153],"calculated":[105],"as":[106],"function":[107],"frequency":[109,156],"circuit":[111,135,144],"parameters,":[112],"extending":[113],"available":[114],"literature":[115],"results,":[116],"providing":[118],"direct":[119],"guidelines":[121],"formula.":[125],"Experimental":[126],"validation":[127],"demonstrated":[129],"fabrication":[132],"prototype":[136],"130-nm":[139],"SiGe":[140],"BiCMOS":[141],"process.":[142],"able":[146],"to":[147],"provide":[148],"an":[149],"average":[150],"16-dB":[152],"over":[154],"30-220":[158],"GHz,":[159],"input-":[161],"output-return":[163],"losses":[164],"above":[165],"10":[166],"dB,":[167],"measured":[171,187],"output-referred":[172],"1-dB":[173],"compression":[174],"point":[175],"4.5":[177],"dBm.":[178],"To":[179],"best":[181,193],"knowledge":[182],"authors,":[185],"reported":[194],"CSSDAs.":[196]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}