{"id":"https://openalex.org/W2782511028","doi":"https://doi.org/10.1109/jssc.2017.2782087","title":"A Multi-Functional In-Memory Inference Processor Using a Standard 6T SRAM Array","display_name":"A Multi-Functional In-Memory Inference Processor Using a Standard 6T SRAM Array","publication_year":2018,"publication_date":"2018-01-04","ids":{"openalex":"https://openalex.org/W2782511028","doi":"https://doi.org/10.1109/jssc.2017.2782087","mag":"2782511028"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2017.2782087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2782087","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006712350","display_name":"Mingu Kang","orcid":"https://orcid.org/0000-0001-8104-5136"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mingu Kang","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois at Urbana\u2013Champaign, Champaign, IL, USA"],"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois at Urbana\u2013Champaign, Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030673462","display_name":"Sujan K. Gonugondla","orcid":"https://orcid.org/0000-0003-4743-6461"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sujan K. Gonugondla","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois at Urbana\u2013Champaign, Champaign, IL, USA"],"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois at Urbana\u2013Champaign, Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076493969","display_name":"Ameya D. Patil","orcid":"https://orcid.org/0000-0003-3718-3026"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ameya Patil","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois at Urbana\u2013Champaign, Champaign, IL, USA"],"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois at Urbana\u2013Champaign, Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057014407","display_name":"Naresh R. Shanbhag","orcid":"https://orcid.org/0000-0002-4323-9164"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naresh R. Shanbhag","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois at Urbana\u2013Champaign, Champaign, IL, USA"],"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois at Urbana\u2013Champaign, Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5006712350"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":12.9128,"has_fulltext":false,"cited_by_count":214,"citation_normalized_percentile":{"value":0.99102752,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"53","issue":"2","first_page":"642","last_page":"655"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7463734149932861},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7035757303237915},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5541620254516602},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5128379464149475},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5053911209106445},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4814107418060303},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4164237082004547},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3398652672767639},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32519441843032837},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2644498348236084},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12530159950256348}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7463734149932861},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7035757303237915},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5541620254516602},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5128379464149475},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5053911209106445},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4814107418060303},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4164237082004547},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3398652672767639},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32519441843032837},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2644498348236084},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12530159950256348},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2017.2782087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2782087","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1591666071","https://openalex.org/W1601138654","https://openalex.org/W1841592590","https://openalex.org/W1989004855","https://openalex.org/W1999085092","https://openalex.org/W2031601132","https://openalex.org/W2041626447","https://openalex.org/W2067168777","https://openalex.org/W2077386045","https://openalex.org/W2088079057","https://openalex.org/W2092582556","https://openalex.org/W2098263420","https://openalex.org/W2104677471","https://openalex.org/W2112980946","https://openalex.org/W2146276996","https://openalex.org/W2152839228","https://openalex.org/W2168568538","https://openalex.org/W2174613990","https://openalex.org/W2188838890","https://openalex.org/W2257979135","https://openalex.org/W2289252105","https://openalex.org/W2290640736","https://openalex.org/W2292684827","https://openalex.org/W2302746611","https://openalex.org/W2342995304","https://openalex.org/W2412363831","https://openalex.org/W2442974303","https://openalex.org/W2541429840","https://openalex.org/W2587415333","https://openalex.org/W2591601611","https://openalex.org/W2592389822","https://openalex.org/W2593197369","https://openalex.org/W2593564159","https://openalex.org/W2593882908","https://openalex.org/W2747730547","https://openalex.org/W2769224948","https://openalex.org/W2963374099","https://openalex.org/W4236432903","https://openalex.org/W6638783484","https://openalex.org/W6681729134","https://openalex.org/W6697011429","https://openalex.org/W6734592959","https://openalex.org/W6734891989","https://openalex.org/W6746299220"],"related_works":["https://openalex.org/W3151633427","https://openalex.org/W2012045996","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4293253840","https://openalex.org/W4378977321","https://openalex.org/W2967161359","https://openalex.org/W4308090481","https://openalex.org/W3211992815","https://openalex.org/W2757085934"],"abstract_inverted_index":{"A":[0],"multi-functional":[1],"in-memory":[2,20],"inference":[3],"processor":[4],"integrated":[5],"circuit":[6],"(IC)":[7],"in":[8,124,130,139,147],"a":[9,18,41,93,136],"65-nm":[10],"CMOS":[11],"process":[12],"is":[13],"presented.":[14],"The":[15,89],"prototype":[16,90],"employs":[17],"deep":[19],"architecture":[21,78],"(DIMA),":[22],"which":[23],"enhances":[24],"both":[25],"energy":[26,83,125],"efficiency":[27,126],"and":[28,49,75,97,111,129],"throughput":[29,131],"over":[30],"conventional":[31,154],"digital":[32,158],"architectures":[33],"via":[34],"simultaneous":[35,119],"access":[36],"of":[37,40,70,127,132],"multiple":[38],"rows":[39],"standard":[42],"6T":[43],"bitcell":[44],"array":[45,96],"(BCA)":[46],"per":[47],"precharge,":[48],"embedding":[50],"column":[51],"pitch-matched":[52],"low-swing":[53],"analog":[54],"processing":[55],"at":[56],"the":[57,65,68,76,81,112,140,148,153],"BCA":[58],"periphery.":[59],"In":[60],"doing":[61],"so,":[62],"DIMA":[63],"exploits":[64],"synergy":[66],"between":[67],"dataflow":[69],"machine":[71],"learning":[72],"(ML)":[73],"algorithms":[74],"SRAM":[77,95],"to":[79,86,135],"reduce":[80],"dominant":[82],"cost":[84],"due":[85],"data":[87],"movement.":[88],"IC":[91],"incorporates":[92],"16-kB":[94],"supports":[98],"four":[99],"commonly":[100],"used":[101],"ML":[102],"algorithms-the":[103],"support":[104],"vector":[105],"machine,":[106],"template":[107],"matching,":[108],"k-nearest":[109],"neighbor,":[110],"matched":[113],"filter.":[114],"Silicon":[115],"measured":[116],"results":[117],"demonstrate":[118],"gains":[120],"(dot":[121],"product":[122,142],"mode)":[123],"10\u00d7":[128],"5.3\u00d7":[133],"leading":[134],"53\u00d7":[137],"reduction":[138],"energy-delay":[141],"with":[143,152],"negligible":[144],"(\u22641%)":[145],"degradation":[146],"decision-making":[149],"accuracy,":[150],"compared":[151],"8-b":[155],"fixed-point":[156],"single-function":[157],"implementations.":[159]},"counts_by_year":[{"year":2025,"cited_by_count":15},{"year":2024,"cited_by_count":33},{"year":2023,"cited_by_count":27},{"year":2022,"cited_by_count":39},{"year":2021,"cited_by_count":29},{"year":2020,"cited_by_count":44},{"year":2019,"cited_by_count":16},{"year":2018,"cited_by_count":10},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}