{"id":"https://openalex.org/W2741008498","doi":"https://doi.org/10.1109/jssc.2017.2718670","title":"A 5GHz Digital Fractional- $N$ PLL Using a 1-bit Delta\u2013Sigma Frequency-to-Digital Converter in 65 nm CMOS","display_name":"A 5GHz Digital Fractional- $N$ PLL Using a 1-bit Delta\u2013Sigma Frequency-to-Digital Converter in 65 nm CMOS","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2741008498","doi":"https://doi.org/10.1109/jssc.2017.2718670","mag":"2741008498"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2017.2718670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2718670","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057731009","display_name":"Mrunmay Talegaonkar","orcid":"https://orcid.org/0000-0003-2559-6915"},"institutions":[{"id":"https://openalex.org/I4210117556","display_name":"Inphi (United States)","ror":"https://ror.org/027szw220","country_code":"US","type":"company","lineage":["https://openalex.org/I4210117556"]},{"id":"https://openalex.org/I126452172","display_name":"Aptiv (United States)","ror":"https://ror.org/02967gp58","country_code":"US","type":"company","lineage":["https://openalex.org/I126452172","https://openalex.org/I4210107152"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mrunmay Talegaonkar","raw_affiliation_strings":["Inphi Corporation, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Inphi Corporation, Irvine, CA, USA","institution_ids":["https://openalex.org/I126452172","https://openalex.org/I4210117556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052751344","display_name":"Tejasvi Anand","orcid":"https://orcid.org/0000-0002-1737-7950"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tejasvi Anand","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045287571","display_name":"Ahmed Elkholy","orcid":"https://orcid.org/0000-0002-3252-8585"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahmed Elkholy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087380109","display_name":"Amr Elshazly","orcid":"https://orcid.org/0000-0002-0628-9138"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amr Elshazly","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014466863","display_name":"Romesh Kumar Nandwana","orcid":"https://orcid.org/0000-0003-0339-5792"},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Romesh Kumar Nandwana","raw_affiliation_strings":["Cisco Systems, Allentown, PA, USA"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Allentown, PA, USA","institution_ids":["https://openalex.org/I135428043"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014971774","display_name":"Saurabh Saxena","orcid":"https://orcid.org/0000-0001-5592-054X"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Saurabh Saxena","raw_affiliation_strings":["Department of Electrical Engineering, IIT Madras, Chennai, TN, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, IIT Madras, Chennai, TN, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110432604","display_name":"Brian Young","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Brian Young","raw_affiliation_strings":["ON Semiconductor, Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"ON Semiconductor, Corvallis, OR, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061470672","display_name":"Woo\u2010Seok Choi","orcid":"https://orcid.org/0000-0002-3556-8689"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Woo-Seok Choi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036789252","display_name":"Pavan Kumar Hanumolu","orcid":"https://orcid.org/0000-0002-6233-8934"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pavan Kumar Hanumolu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5057731009"],"corresponding_institution_ids":["https://openalex.org/I126452172","https://openalex.org/I4210117556"],"apc_list":null,"apc_paid":null,"fwci":0.5734,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.69405478,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"52","issue":"9","first_page":"2306","last_page":"2320"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9800999760627747,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9742000102996826,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8915862441062927},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.8107938170433044},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.7162761688232422},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.647819995880127},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.621342122554779},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6152452230453491},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5598172545433044},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5533025860786438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4148007035255432},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34356364607810974},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31351131200790405}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8915862441062927},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.8107938170433044},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.7162761688232422},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.647819995880127},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.621342122554779},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6152452230453491},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5598172545433044},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5533025860786438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4148007035255432},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34356364607810974},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31351131200790405}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2017.2718670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2718670","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:s-space.snu.ac.kr:10371/203167","is_oa":false,"landing_page_url":"https://hdl.handle.net/10371/203167","pdf_url":null,"source":{"id":"https://openalex.org/S4306401345","display_name":"Seoul National University Open Repository (Seoul National University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I139264467","host_organization_name":"Seoul National University","host_organization_lineage":["https://openalex.org/I139264467"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G8623104009","display_name":null,"funder_award_id":"EECS-0954969","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1500373038","https://openalex.org/W1518040729","https://openalex.org/W1535027829","https://openalex.org/W1954657765","https://openalex.org/W1977030506","https://openalex.org/W1977306627","https://openalex.org/W1991121038","https://openalex.org/W1994184480","https://openalex.org/W2018588972","https://openalex.org/W2023401960","https://openalex.org/W2029794151","https://openalex.org/W2031380370","https://openalex.org/W2066871406","https://openalex.org/W2072192908","https://openalex.org/W2072937223","https://openalex.org/W2083384480","https://openalex.org/W2084208879","https://openalex.org/W2110245858","https://openalex.org/W2110675623","https://openalex.org/W2118154600","https://openalex.org/W2120500930","https://openalex.org/W2145923236","https://openalex.org/W2160412553","https://openalex.org/W2161421010","https://openalex.org/W2166624160","https://openalex.org/W2171297533","https://openalex.org/W2172587493","https://openalex.org/W2174272802","https://openalex.org/W2177833654","https://openalex.org/W2468148494","https://openalex.org/W6644600904","https://openalex.org/W6647935087"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2040229502","https://openalex.org/W984417604","https://openalex.org/W1580014081","https://openalex.org/W2421111280","https://openalex.org/W2498262093","https://openalex.org/W1497881430","https://openalex.org/W2097165798","https://openalex.org/W2545192519","https://openalex.org/W2599174517"],"abstract_inverted_index":{"A":[0],"highly":[1],"digital":[2],"two-stage":[3,163],"fractional-N":[4,99,144],"phaselocked":[5],"loop":[6,54],"(PLL)":[7],"architecture":[8],"utilizing":[9],"a":[10,22,37,51,66,71,106,157,169],"first-order":[11,29],"1-bit":[12,30],"\u0394\u03a3":[13,31,72,93,97],"frequency-to-digital":[14],"converter":[15,68],"(FDC)":[16],"is":[17,33,177],"proposed":[18,104],"and":[19,48,70,118,153],"implemented":[20],"in":[21],"65nm":[23],"CMOS":[24],"process.":[25],"Performance":[26],"of":[27,92,173],"the":[28,83,90,137,141,180],"FDC":[32,73,94],"improved":[34],"by":[35,49,75,179],"using":[36,50],"phase":[38,44,116,151],"interpolatorbased":[39],"fractional":[40],"divider":[41],"that":[42,55,78],"reduces":[43],"quantizer":[45],"input":[46],"span":[47],"multiplying":[52],"delay-locked":[53],"increases":[56],"its":[57],"oversampling":[58],"ratio.":[59],"We":[60],"also":[61],"describe":[62],"an":[63,76],"analogy":[64],"between":[65],"time-to-digital":[67],"(TDC)":[69],"followed":[74],"accumulator":[77],"allows":[79],"us":[80],"to":[81,88],"leverage":[82],"TDC-based":[84],"PLL":[85,100,108,164],"analysis":[86],"techniques":[87],"study":[89],"impact":[91],"characteristics":[95],"on":[96],"FDC-based":[98],"(FDCPLL)":[101],"performance.":[102],"Utilizing":[103],"techniques,":[105],"prototype":[107],"achieves":[109,146],"1":[110],"MHz":[111],"bandwidth,":[112,148],"-101.6":[113],"dBc/Hz":[114],"in-band":[115,150],"noise,":[117,152],"1.22ps":[119],"<sub":[120],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[121],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rms</sub>":[122],"(1":[123],"kHz-40":[124],"MHz)":[125],"jitter":[126,155],"while":[127],"generating":[128],"5.031GHz":[129],"output":[130,139],"from":[131,168],"31.25MHz":[132],"reference":[133,159],"clock":[134,160],"input.":[135,161],"For":[136],"same":[138],"frequency,":[140],"stand-alone":[142],"second-stage":[143,181],"FDCPLL":[145],"1MHz":[147],"-106.1dBc/Hz":[149],"403fsrms":[154],"with":[156],"500MHz":[158],"The":[162],"consumes":[165],"10.1mW":[166],"power":[167],"1V":[170],"supply,":[171],"out":[172],"which":[174],"7.1":[175],"mW":[176],"consumed":[178],"FDCPLL.":[182]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}