{"id":"https://openalex.org/W2738098664","doi":"https://doi.org/10.1109/jssc.2017.2715798","title":"Reprogrammable Redundancy for SRAM-Based Cache $V_{\\min }$ Reduction in a 28-nm RISC-V Processor","display_name":"Reprogrammable Redundancy for SRAM-Based Cache $V_{\\min }$ Reduction in a 28-nm RISC-V Processor","publication_year":2017,"publication_date":"2017-07-18","ids":{"openalex":"https://openalex.org/W2738098664","doi":"https://doi.org/10.1109/jssc.2017.2715798","mag":"2738098664"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2017.2715798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2715798","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042467215","display_name":"Brian Zimmer","orcid":"https://orcid.org/0000-0001-9997-3141"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Zimmer","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA","NVIDIA, Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-9997-3141","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"NVIDIA, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023301745","display_name":"Pi-Feng Chiu","orcid":"https://orcid.org/0000-0001-6665-3555"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pi-Feng Chiu","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041784384","display_name":"Borivoje Nikoli\u0107","orcid":"https://orcid.org/0000-0003-2324-1715"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Borivoje Nikolic","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035134864","display_name":"Krste Asanovi\u0107","orcid":"https://orcid.org/0000-0003-0754-3975"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krste Asanovic","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2242,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.56491976,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"52","issue":"10","first_page":"2589","last_page":"2600"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.75191330909729},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7445105314254761},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.630007803440094},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6020830869674683},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5307279229164124},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5162680149078369},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46612998843193054},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4303285479545593},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4160175025463104},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.41121962666511536},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3415542244911194},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23059287667274475},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.1848050057888031},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.086382657289505}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.75191330909729},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7445105314254761},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.630007803440094},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6020830869674683},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5307279229164124},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5162680149078369},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46612998843193054},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4303285479545593},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4160175025463104},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.41121962666511536},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3415542244911194},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23059287667274475},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.1848050057888031},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.086382657289505}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2017.2715798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2715798","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9200000166893005,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322589","display_name":"Taiwan Semiconductor Manufacturing Company","ror":"https://ror.org/02wx79d08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W2070235663","https://openalex.org/W2073127592","https://openalex.org/W2075096358","https://openalex.org/W2077874318","https://openalex.org/W2078726412","https://openalex.org/W2087345965","https://openalex.org/W2096568519","https://openalex.org/W2104651846","https://openalex.org/W2114931471","https://openalex.org/W2116715819","https://openalex.org/W2119306084","https://openalex.org/W2134682810","https://openalex.org/W2136393784","https://openalex.org/W2136444750","https://openalex.org/W2161648335","https://openalex.org/W2165720303","https://openalex.org/W2167210005","https://openalex.org/W2289536574","https://openalex.org/W2318181542","https://openalex.org/W2540920206","https://openalex.org/W4238002809","https://openalex.org/W6670341109","https://openalex.org/W6672536603","https://openalex.org/W6674588899","https://openalex.org/W6680178178","https://openalex.org/W6681647240","https://openalex.org/W6683923090","https://openalex.org/W6696441739","https://openalex.org/W7052324205"],"related_works":["https://openalex.org/W2186949690","https://openalex.org/W2167303720","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W3019064768","https://openalex.org/W1563139915","https://openalex.org/W3019683061","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W4256652509"],"abstract_inverted_index":{"Reducing":[0],"the":[1,11,90,98,120,124,126],"operating":[2,13,100],"voltage":[3,14,61,101],"of":[4,15,56],"digital":[5],"systems":[6],"improves":[7],"energy":[8],"efficiency,":[9],"and":[10,80,96,122],"minimum":[12,99],"a":[16,106,134],"system":[17],"(Vmin)":[18],"is":[19],"commonly":[20],"limited":[21],"by":[22,130],"SRAM":[23,29],"bitcells.":[24],"Common":[25],"techniques":[26,35,48,114],"to":[27,36,49,52,88,119],"lower":[28],"Vminfocus":[30],"on":[31],"using":[32],"circuit-level":[33],"periphery-assist":[34],"prevent":[37],"bitcell":[38,93],"failures":[39],"at":[40,59],"low":[41,60],"voltage.":[42],"Alternatively,":[43],"this":[44],"paper":[45],"proposes":[46],"architecture-level":[47],"allow":[50],"caches":[51],"tolerate":[53],"significant":[54],"numbers":[55],"failing":[57],"bitcells":[58],"while":[62],"maintaining":[63],"correct":[64],"operation.":[65],"The":[66],"presented":[67],"processor":[68,103,110],"lowers":[69],"SRAM-based":[70],"cache":[71,121,129],"Vminusing":[72],"three":[73],"architectural":[74],"techniques-bit":[75],"bypass,":[76],"dynamic":[77],"column":[78],"redundancy,":[79],"line":[81],"disable-that":[82],"use":[83],"low-overhead":[84],"reprogrammable":[85],"redundancy":[86],"(RR)":[87],"increase":[89],"maximum":[91],"tolerable":[92],"failure":[94],"rate":[95],"decrease":[97],"in":[102,133],"caches.":[104],"In":[105],"fabricated":[107],"28-nm":[108],"RISC-V-based":[109],"chip,":[111],"these":[112],"RR":[113],"add":[115],"2%":[116],"area":[117],"overhead":[118],"reduce":[123],"Vminof":[125],"1-MB":[127],"L2":[128],"25%,":[131],"resulting":[132],"49%":[135],"power":[136],"reduction.":[137]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}