{"id":"https://openalex.org/W2725092576","doi":"https://doi.org/10.1109/jssc.2017.2712626","title":"A Neuromorphic Chip Optimized for Deep Learning and CMOS Technology With Time-Domain Analog and Digital Mixed-Signal Processing","display_name":"A Neuromorphic Chip Optimized for Deep Learning and CMOS Technology With Time-Domain Analog and Digital Mixed-Signal Processing","publication_year":2017,"publication_date":"2017-06-27","ids":{"openalex":"https://openalex.org/W2725092576","doi":"https://doi.org/10.1109/jssc.2017.2712626","mag":"2725092576"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2017.2712626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2712626","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024598865","display_name":"Daisuke Miyashita","orcid":"https://orcid.org/0000-0003-2108-3397"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Daisuke Miyashita","raw_affiliation_strings":["Toshiba Corp., Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba Corp., Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112310486","display_name":"Shouhei Kousai","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shouhei Kousai","raw_affiliation_strings":["Toshiba Corp., Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba Corp., Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078700842","display_name":"Tomoya Suzuki","orcid":"https://orcid.org/0000-0002-0315-7500"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomoya Suzuki","raw_affiliation_strings":["Toshiba Corp., Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba Corp., Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007360587","display_name":"Jun Deguchi","orcid":"https://orcid.org/0000-0002-3414-5537"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Jun Deguchi","raw_affiliation_strings":["Toshiba Corp., Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba Corp., Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024598865"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":7.8839,"has_fulltext":false,"cited_by_count":128,"citation_normalized_percentile":{"value":0.97896483,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":"52","issue":"10","first_page":"2679","last_page":"2689"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.8405961394309998},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7230902910232544},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.6100204586982727},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.553439736366272},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5430945158004761},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5403158664703369},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5310049057006836},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5109452605247498},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.46777597069740295},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4515511095523834},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4499009847640991},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.44651874899864197},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4302249550819397},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42589038610458374},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.42074787616729736},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.40946707129478455},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40722474455833435},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3383115231990814},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.24490350484848022},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14678794145584106},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14665672183036804}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.8405961394309998},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7230902910232544},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.6100204586982727},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.553439736366272},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5430945158004761},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5403158664703369},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5310049057006836},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5109452605247498},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.46777597069740295},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4515511095523834},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4499009847640991},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.44651874899864197},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4302249550819397},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42589038610458374},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.42074787616729736},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.40946707129478455},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40722474455833435},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3383115231990814},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.24490350484848022},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14678794145584106},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14665672183036804},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2017.2712626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2712626","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1836465849","https://openalex.org/W1987760418","https://openalex.org/W2007283083","https://openalex.org/W2051385641","https://openalex.org/W2094756095","https://openalex.org/W2108148142","https://openalex.org/W2108598243","https://openalex.org/W2112796928","https://openalex.org/W2125010820","https://openalex.org/W2138913040","https://openalex.org/W2163605009","https://openalex.org/W2181785357","https://openalex.org/W2194775991","https://openalex.org/W2257979135","https://openalex.org/W2260498192","https://openalex.org/W2267635276","https://openalex.org/W2291643118","https://openalex.org/W2292684827","https://openalex.org/W2300242332","https://openalex.org/W2314470091","https://openalex.org/W2565125333","https://openalex.org/W2587415333","https://openalex.org/W2587531421","https://openalex.org/W2753909399","https://openalex.org/W2963674932","https://openalex.org/W2963893493","https://openalex.org/W2963959597","https://openalex.org/W3102169921","https://openalex.org/W3118608800","https://openalex.org/W4239072543","https://openalex.org/W4295262505","https://openalex.org/W6638667902","https://openalex.org/W6674479107","https://openalex.org/W6676297131","https://openalex.org/W6684191040","https://openalex.org/W6693397755","https://openalex.org/W6696939137","https://openalex.org/W6698200048","https://openalex.org/W6733343410","https://openalex.org/W6787972765"],"related_works":["https://openalex.org/W2185815555","https://openalex.org/W2053330176","https://openalex.org/W1981652693","https://openalex.org/W1862020018","https://openalex.org/W2076925294","https://openalex.org/W2048285263","https://openalex.org/W2136192029","https://openalex.org/W2103066250","https://openalex.org/W2116226449","https://openalex.org/W4389046889"],"abstract_inverted_index":{"Demand":[0],"for":[1,5,69],"highly":[2],"energy-efficient":[3,43],"coprocessor":[4],"the":[6,17,36,54,89,99,105],"inference":[7],"computation":[8],"of":[9,57,78,92,116],"deep":[10],"neural":[11,19],"networks":[12],"is":[13],"increasing.":[14],"We":[15,81],"propose":[16,83],"time-domain":[18,24],"network":[20],"(TDNN),":[21],"which":[22,95],"employs":[23],"analog":[25,37,44,93],"and":[26,71,101],"digital":[27],"mixed-signal":[28],"processing":[29],"(TDAMS)":[30],"that":[31,87],"uses":[32],"delay":[33],"time":[34],"as":[35],"signal.":[38],"TDNN":[39],"not":[40],"only":[41],"exploits":[42],"computing,":[45],"but":[46],"also":[47,82],"enables":[48,96],"fully":[49,61],"spatially":[50,62],"unrolled":[51,63],"architecture":[52,64],"by":[53],"hardware-efficient":[55],"feature":[56],"TDAMS.":[58],"The":[59,108],"proposed":[60],"reduces":[65],"energy-hungry":[66],"data":[67],"moving":[68],"weight":[70],"activations,":[72],"thus":[73],"contributing":[74],"to":[75,97,103],"significant":[76],"improvement":[77],"energy":[79,106,114],"efficiency.":[80,107],"useful":[84],"training":[85],"techniques":[86],"mitigate":[88],"non-ideal":[90],"effect":[91],"circuits,":[94],"simplify":[98],"circuits":[100],"leads":[102],"maximizing":[104],"proof-of-concept":[109],"chip":[110],"shows":[111],"unprecedentedly":[112],"high":[113],"efficiency":[115],"48.2":[117],"TSop/s/W.":[118]},"counts_by_year":[{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":16},{"year":2023,"cited_by_count":15},{"year":2022,"cited_by_count":19},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":23},{"year":2019,"cited_by_count":21},{"year":2018,"cited_by_count":11}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}