{"id":"https://openalex.org/W2700223188","doi":"https://doi.org/10.1109/jssc.2017.2707392","title":"A 140-mV Variation-Tolerant Deep Sub-Threshold SRAM in 65-nm CMOS","display_name":"A 140-mV Variation-Tolerant Deep Sub-Threshold SRAM in 65-nm CMOS","publication_year":2017,"publication_date":"2017-06-20","ids":{"openalex":"https://openalex.org/W2700223188","doi":"https://doi.org/10.1109/jssc.2017.2707392","mag":"2700223188"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2017.2707392","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2707392","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004914772","display_name":"Khawar Sarfraz","orcid":"https://orcid.org/0000-0002-2031-4635"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Khawar Sarfraz","raw_affiliation_strings":["Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059179466","display_name":"Jin He","orcid":"https://orcid.org/0000-0001-5081-3569"},"institutions":[{"id":"https://openalex.org/I4210128628","display_name":"Peking University Shenzhen Hospital","ror":"https://ror.org/03kkjyb15","country_code":"CN","type":"healthcare","lineage":["https://openalex.org/I4210128628"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jin He","raw_affiliation_strings":["Shenzhen SOC Key Laboratory, Peking University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Shenzhen SOC Key Laboratory, Peking University, Shenzhen, China","institution_ids":["https://openalex.org/I4210128628"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056796025","display_name":"Mansun Chan","orcid":"https://orcid.org/0000-0002-5104-7410"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Mansun Chan","raw_affiliation_strings":["Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5004914772"],"corresponding_institution_ids":["https://openalex.org/I200769079"],"apc_list":null,"apc_paid":null,"fwci":1.1467,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.79765047,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"52","issue":"8","first_page":"2215","last_page":"2220"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.8030786514282227},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7548134922981262},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6210391521453857},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.6061604022979736},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5703544616699219},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4929356575012207},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4666222333908081},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46262478828430176},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4512910842895508},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4348514974117279},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42831093072891235},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.32943010330200195},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27827709913253784}],"concepts":[{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.8030786514282227},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7548134922981262},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6210391521453857},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.6061604022979736},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5703544616699219},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4929356575012207},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4666222333908081},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46262478828430176},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4512910842895508},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4348514974117279},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42831093072891235},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.32943010330200195},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27827709913253784},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/jssc.2017.2707392","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2707392","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-86764","is_oa":false,"landing_page_url":"http://repository.hkust.edu.hk/ir/Record/1783.1-86764","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},{"id":"pmh:oai:repository.ust.hk:1783.1-86764","is_oa":false,"landing_page_url":"http://repository.ust.hk/ir/Record/1783.1-86764","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2017195664","https://openalex.org/W2097825079","https://openalex.org/W2122497527","https://openalex.org/W2124433229","https://openalex.org/W2130282462","https://openalex.org/W2139050268","https://openalex.org/W2149521191","https://openalex.org/W2338090195","https://openalex.org/W2345889297","https://openalex.org/W2560169881","https://openalex.org/W6654702436"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2051363901","https://openalex.org/W2127348582","https://openalex.org/W2119312496","https://openalex.org/W2373152541","https://openalex.org/W2174410816","https://openalex.org/W4247460323","https://openalex.org/W2537086382","https://openalex.org/W3200702775","https://openalex.org/W2107909712"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,24,87],"sub-threshold":[4],"SRAM,":[5,89],"which":[6],"eliminates":[7],"bitline":[8],"(BL)":[9],"leakage-induced":[10],"read":[11,106],"failures.":[12],"The":[13,45],"proposed":[14,74],"architecture":[15],"clamps":[16],"the":[17,61,78,81],"current":[18],"ratio":[19],"between":[20],"differential":[21,82],"BLs":[22],"to":[23,39,70,75],"fixed":[25],"value,":[26],"thus":[27],"permitting":[28],"reliable":[29],"ultra-low-voltage":[30],"read-out.":[31,83],"A":[32,63],"de-multiplexed":[33],"wordline":[34],"interleaving":[35,46],"scheme":[36],"is":[37,73],"presented":[38],"compensate":[40],"for":[41],"bitcell":[42],"area":[43,53],"overhead.":[44],"technique":[47],"achieves":[48],"9%":[49],"reduction":[50,56],"in":[51,57,91],"decoder":[52],"and":[54,107,113],"50%":[55],"clock":[58],"load":[59],"within":[60],"decoder.":[62],"sense":[64],"amplifier":[65],"circuit":[66],"with":[67,104],"reduced":[68],"sensitivity":[69],"process":[71],"variations":[72],"further":[76],"enhance":[77],"reliability":[79],"of":[80,111],"Measurement":[84],"results":[85],"from":[86],"1-kb":[88],"fabricated":[90],"an":[92],"industrial":[93],"65-nm":[94],"low-power":[95],"CMOS":[96],"process,":[97],"show":[98],"13.1-kHz":[99],"operation":[100],"at":[101],"140":[102],"mV,":[103],"active":[105],"leakage":[108],"power":[109],"figures":[110],"30.5":[112],"28.1":[114],"nW,":[115],"respectively.":[116]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}