{"id":"https://openalex.org/W2733802052","doi":"https://doi.org/10.1109/jssc.2017.2697410","title":"Current-Mode Full-Duplex Transceiver for Lossy On-Chip Global Interconnects","display_name":"Current-Mode Full-Duplex Transceiver for Lossy On-Chip Global Interconnects","publication_year":2017,"publication_date":"2017-06-27","ids":{"openalex":"https://openalex.org/W2733802052","doi":"https://doi.org/10.1109/jssc.2017.2697410","mag":"2733802052"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2017.2697410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2697410","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014618593","display_name":"Nijwm Wary","orcid":"https://orcid.org/0000-0003-4363-7303"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Nijwm Wary","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109378297","display_name":"Pradip Mandal","orcid":"https://orcid.org/0000-0002-3767-7299"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pradip Mandal","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5014618593"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":1.616,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.843157,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"52","issue":"8","first_page":"2026","last_page":"2037"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.7197908163070679},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.502307653427124},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46741628646850586},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4457552433013916},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44193124771118164},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4252508878707886},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.29782283306121826},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25393038988113403}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.7197908163070679},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.502307653427124},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46741628646850586},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4457552433013916},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44193124771118164},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4252508878707886},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.29782283306121826},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25393038988113403}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2017.2697410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2697410","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320325536","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1587699768","https://openalex.org/W1680909298","https://openalex.org/W1945065539","https://openalex.org/W1965026761","https://openalex.org/W1967453165","https://openalex.org/W1983033281","https://openalex.org/W1984991635","https://openalex.org/W2000286008","https://openalex.org/W2035551293","https://openalex.org/W2039358455","https://openalex.org/W2039427660","https://openalex.org/W2040730219","https://openalex.org/W2041317581","https://openalex.org/W2048385282","https://openalex.org/W2058219259","https://openalex.org/W2071856391","https://openalex.org/W2072125123","https://openalex.org/W2080754221","https://openalex.org/W2081089490","https://openalex.org/W2098808037","https://openalex.org/W2100503336","https://openalex.org/W2103692532","https://openalex.org/W2117618584","https://openalex.org/W2126217375","https://openalex.org/W2127067143","https://openalex.org/W2131171730","https://openalex.org/W2143155486","https://openalex.org/W2144298857","https://openalex.org/W2153492262","https://openalex.org/W2162114684","https://openalex.org/W2513352037","https://openalex.org/W4236780299"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W4249165909","https://openalex.org/W2783437851","https://openalex.org/W1672137312","https://openalex.org/W1650483958","https://openalex.org/W2136659592","https://openalex.org/W2115569193","https://openalex.org/W2161127017","https://openalex.org/W3116108134","https://openalex.org/W2109445684"],"abstract_inverted_index":{"This":[0,102],"paper":[1],"presents":[2],"an":[3,190,196],"energy":[4],"efficient":[5],"full-duplex":[6],"(FD)":[7],"current-mode":[8],"transceiver":[9,40],"for":[10,21,141,179,195],"on-chip":[11,143],"global":[12,181],"interconnects.":[13],"As":[14,67],"it":[15,139],"shares":[16],"the":[17,26,49,54,58,70,77,86,91,95,114,124,128,146],"same":[18,59],"signaling":[19],"port":[20],"transmitting":[22],"and":[23,158],"receiving":[24],"signal,":[25],"wire":[27],"efficiency":[28,191],"is":[29,73,103,119],"increased":[30],"by":[31,82,97],"2\u00d7":[32],"compared":[33],"to":[34,106,134],"unidirectional":[35],"transceivers.":[36],"The":[37],"proposed":[38],"hybrid":[39],"has":[41,149,172],"a":[42,62,68,98,120,180],"directional":[43],"inverter/buffer":[44],"(DIB)":[45],"circuit":[46,148],"which":[47],"inverts":[48],"outbound":[50,79],"signal":[51,56,72,80,110,116,130],"whereas":[52],"conveys":[53],"incoming":[55,71,129],"maintaining":[57],"phase":[60],"with":[61],"gain":[63],"greater":[64],"than":[65],"one.":[66],"result,":[69],"seamlessly":[74],"separated":[75],"from":[76],"strong":[78],"just":[81],"weighted":[83],"addition":[84],"of":[85,94,127,183,192,199],"two":[87,125],"compound":[88],"signals":[89],"on":[90],"either":[92],"sides":[93],"DIB":[96,147],"transconductor":[99],"(gm)":[100],"circuit.":[101],"in":[104,175],"contrast":[105],"existing":[107],"subtraction":[108],"based":[109],"dissociation":[111],"architecture.":[112],"Importantly,":[113],"inbound":[115],"retrieval":[117],"process":[118,178],"constructive":[121],"one":[122],"where":[123],"components":[126],"are":[131],"added":[132],"up":[133],"provide":[135],"inherent":[136],"gain,":[137],"making":[138],"suitable":[140],"lossy":[142],"link.":[144],"Moreover,":[145],"very":[150],"low":[151],"active":[152],"impedance":[153],"at":[154],"its":[155],"input/output":[156],"node":[157],"hence":[159],"supports":[160],"high":[161],"bandwidth":[162],"transmission":[163],"without":[164],"using":[165],"any":[166],"passive":[167],"terminator.":[168],"A":[169],"prototype":[170],"design":[171],"been":[173],"implemented":[174],"0.18-\u03bcm":[176],"CMOS":[177],"interconnect":[182],"5":[184],"mm":[185],"length.":[186],"Measured":[187],"results":[188],"give":[189],"0.19":[193],"pJ/b/mm":[194],"FD":[197],"operation":[198],"4.0":[200],"Gb/s.":[201]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}