{"id":"https://openalex.org/W2611384543","doi":"https://doi.org/10.1109/jssc.2017.2682841","title":"A 3.5\u20136.8-GHz Wide-Bandwidth DTC-Assisted Fractional-N All-Digital PLL With a MASH $\\Delta \\Sigma $ -TDC for Low In-Band Phase Noise","display_name":"A 3.5\u20136.8-GHz Wide-Bandwidth DTC-Assisted Fractional-N All-Digital PLL With a MASH $\\Delta \\Sigma $ -TDC for Low In-Band Phase Noise","publication_year":2017,"publication_date":"2017-05-02","ids":{"openalex":"https://openalex.org/W2611384543","doi":"https://doi.org/10.1109/jssc.2017.2682841","mag":"2611384543"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2017.2682841","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2682841","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101975495","display_name":"Ying Wu","orcid":"https://orcid.org/0000-0003-2459-2605"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Ying Wu","raw_affiliation_strings":["Department of Microelectronics, Delft University of Technology, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039527374","display_name":"Mina Shahmohammadi","orcid":"https://orcid.org/0000-0002-7997-0880"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Mina Shahmohammadi","raw_affiliation_strings":["Department of Microelectronics, Delft University of Technology, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101753000","display_name":"Yue Chen","orcid":"https://orcid.org/0000-0001-8337-9367"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Yue Chen","raw_affiliation_strings":["Department of Microelectronics, Delft University of Technology, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045635010","display_name":"Ping Lu","orcid":"https://orcid.org/0000-0002-0111-0573"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]},{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["SE","US"],"is_corresponding":false,"raw_author_name":"Ping Lu","raw_affiliation_strings":["Lund University, Lund, Sweden","Silicon Labs, Nashua, NH, USA"],"affiliations":[{"raw_affiliation_string":"Lund University, Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"Silicon Labs, Nashua, NH, USA","institution_ids":["https://openalex.org/I93085520"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]},{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["IE","NL"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["Delft University of Technology, Delft, The Netherlands","University College Dublin, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101975495"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":5.0864,"has_fulltext":false,"cited_by_count":79,"citation_normalized_percentile":{"value":0.95883008,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"52","issue":"7","first_page":"1885","last_page":"1903"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6423354148864746},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6146348118782043},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.554797887802124},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5323180556297302},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5314005613327026},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5194401144981384},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.479838103055954},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4423186779022217},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.43117761611938477},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.38318994641304016},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3558192849159241},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.33895570039749146},{"id":"https://openalex.org/keywords/variable-frequency-oscillator","display_name":"Variable-frequency oscillator","score":0.20238053798675537}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6423354148864746},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6146348118782043},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.554797887802124},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5323180556297302},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5314005613327026},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5194401144981384},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.479838103055954},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4423186779022217},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.43117761611938477},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.38318994641304016},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3558192849159241},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.33895570039749146},{"id":"https://openalex.org/C120164764","wikidata":"https://www.wikidata.org/wiki/Q705396","display_name":"Variable-frequency oscillator","level":4,"score":0.20238053798675537}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2017.2682841","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2682841","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G729514589","display_name":null,"funder_award_id":"14/RP/I292","funder_id":"https://openalex.org/F4320320847","funder_display_name":"Science Foundation Ireland"},{"id":"https://openalex.org/G933339953","display_name":null,"funder_award_id":"201406280031","funder_id":"https://openalex.org/F4320322725","funder_display_name":"China Scholarship Council"}],"funders":[{"id":"https://openalex.org/F4320320847","display_name":"Science Foundation Ireland","ror":"https://ror.org/0271asj38"},{"id":"https://openalex.org/F4320322725","display_name":"China Scholarship Council","ror":"https://ror.org/04atp4p48"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":53,"referenced_works":["https://openalex.org/W1500763588","https://openalex.org/W1578889014","https://openalex.org/W1843617723","https://openalex.org/W1948778041","https://openalex.org/W1970092416","https://openalex.org/W1994184480","https://openalex.org/W1998209581","https://openalex.org/W2023401960","https://openalex.org/W2028941857","https://openalex.org/W2034830823","https://openalex.org/W2036204495","https://openalex.org/W2046678941","https://openalex.org/W2054933520","https://openalex.org/W2072192908","https://openalex.org/W2072473787","https://openalex.org/W2077539642","https://openalex.org/W2088606459","https://openalex.org/W2096434843","https://openalex.org/W2097406868","https://openalex.org/W2107176720","https://openalex.org/W2110675623","https://openalex.org/W2112856903","https://openalex.org/W2118269375","https://openalex.org/W2120500930","https://openalex.org/W2121741926","https://openalex.org/W2137091925","https://openalex.org/W2142610168","https://openalex.org/W2146298723","https://openalex.org/W2148366165","https://openalex.org/W2149726555","https://openalex.org/W2151275222","https://openalex.org/W2154332266","https://openalex.org/W2166155244","https://openalex.org/W2167284852","https://openalex.org/W2167891824","https://openalex.org/W2172477025","https://openalex.org/W2172587493","https://openalex.org/W2177383565","https://openalex.org/W2177833654","https://openalex.org/W2212877209","https://openalex.org/W2288286056","https://openalex.org/W2289376871","https://openalex.org/W2291346139","https://openalex.org/W2342426112","https://openalex.org/W2346049708","https://openalex.org/W2407917029","https://openalex.org/W2468148494","https://openalex.org/W2520028641","https://openalex.org/W2533432670","https://openalex.org/W6642526884","https://openalex.org/W6680540142","https://openalex.org/W6696526775","https://openalex.org/W6696552736"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2359366503","https://openalex.org/W2330020385","https://openalex.org/W2371350995","https://openalex.org/W2161157531","https://openalex.org/W2350523680","https://openalex.org/W1973484824","https://openalex.org/W2376731877","https://openalex.org/W3145870900"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,14,22,40,47,71,74,96,120,124,130],"digital-to-time":[4],"converter":[5,17],"(DTC)-assisted":[6],"fractional-N":[7],"wide-bandwidth":[8],"all-digital":[9],"phaselocked":[10],"loop":[11,131],"(ADPLL)":[12],"with":[13,27,70],"fine-resolution":[15],"time-to-digital":[16],"(TDC).":[18],"The":[19],"TDC":[20],"employs":[21],"two-channel":[23],"time-interleaved":[24],"time-domain":[25],"register":[26],"an":[28,32,36,88,113],"implicit":[29],"adder/subtractor":[30],"realizing":[31],"error-feedback":[33,37],"topology.":[34],"Such":[35],"unit":[38],"of":[39,63,76,116,133],"first-order":[41],"\u0394\u03a3-TDC":[42],"can":[43],"be":[44],"cascaded":[45],"as":[46],"multi-stage":[48],"noise":[49,61],"shaping":[50],"configuration":[51],"to":[52,85,144],"achieve":[53,86],"higher-order":[54],"noise-shaping":[55],"and,":[56],"thereby,":[57],"low":[58],"in-band":[59,109],"phase":[60],"(PN)":[62],"the":[64,103],"ADPLL.":[65],"A":[66],"digitally":[67],"controlled":[68],"oscillator":[69],"transformer":[72],"and":[73,82,111,129],"pair":[75],"cross-coupled":[77],"NMOS":[78],"amplifiers":[79],"exploits":[80],"magnetic":[81],"capacitive":[83],"coupling":[84],"nearly":[87],"octave":[89],"frequency":[90],"coverage,":[91],"i.e.,":[92],"1.73-3.38":[93],"GHz":[94],"(after":[95],"\u00f72":[97],"division).":[98],"Fabricated":[99],"in":[100],"40-nm":[101],"CMOS,":[102],"ADPLL":[104],"achieves":[105,138],"better":[106],"than":[107],"-110-dBc/Hz":[108],"PN":[110],"occupies":[112],"active":[114],"area":[115],"0.5":[117],"mm2.":[118],"With":[119],"50-MHz":[121],"reference":[122],"clock,":[123,128],"2-GHz":[125],"output":[126],"RF":[127],"bandwidth":[132],"800":[134],"kHz,":[135],"this":[136],"prototype":[137],"420-fsrms":[139],"jitter,":[140],"integrated":[141],"from":[142],"1-kHz":[143],"30-MHz":[145],"offset,":[146],"while":[147],"drawing":[148],"10.7":[149],"mW.":[150]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":17},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":12},{"year":2018,"cited_by_count":11},{"year":2017,"cited_by_count":1}],"updated_date":"2026-03-05T09:29:38.588285","created_date":"2025-10-10T00:00:00"}