{"id":"https://openalex.org/W2595408789","doi":"https://doi.org/10.1109/jssc.2017.2669025","title":"Power Integrity Analysis of a 28 nm Dual-Core ARM Cortex-A57 Cluster Using an All-Digital Power Delivery Monitor","display_name":"Power Integrity Analysis of a 28 nm Dual-Core ARM Cortex-A57 Cluster Using an All-Digital Power Delivery Monitor","publication_year":2017,"publication_date":"2017-03-14","ids":{"openalex":"https://openalex.org/W2595408789","doi":"https://doi.org/10.1109/jssc.2017.2669025","mag":"2595408789"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2017.2669025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2669025","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/3453984","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088853105","display_name":"Paul N. Whatmough","orcid":"https://orcid.org/0000-0002-1865-6492"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Paul N. Whatmough","raw_affiliation_strings":["Harvard University, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I2801851002"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042312430","display_name":"Shidhartha Das","orcid":"https://orcid.org/0000-0002-4123-8600"},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Shidhartha Das","raw_affiliation_strings":["ARM Ltd., Cambridge, U.K"],"affiliations":[{"raw_affiliation_string":"ARM Ltd., Cambridge, U.K","institution_ids":["https://openalex.org/I2801109035"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067569047","display_name":"Zacharias Hadjilambrou","orcid":"https://orcid.org/0000-0003-2785-3612"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Zacharias Hadjilambrou","raw_affiliation_strings":["Computer Science Department, University of Cyprus, Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of Cyprus, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109981503","display_name":"David M. Bull","orcid":null},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"David M. Bull","raw_affiliation_strings":["ARM Ltd., Cambridge, U.K"],"affiliations":[{"raw_affiliation_string":"ARM Ltd., Cambridge, U.K","institution_ids":["https://openalex.org/I2801109035"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5088853105"],"corresponding_institution_ids":["https://openalex.org/I2801851002"],"apc_list":null,"apc_paid":null,"fwci":2.5802,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.90164697,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"52","issue":"6","first_page":"1643","last_page":"1654"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.5728893876075745},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5179135203361511},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.48411595821380615},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47295066714286804},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44352486729621887},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.4397442936897278},{"id":"https://openalex.org/keywords/voltage-droop","display_name":"Voltage droop","score":0.4307173788547516},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4207569360733032},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39028793573379517},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3842986524105072},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3837926387786865},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38365328311920166},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3425159454345703},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.1658569574356079},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.11203974485397339}],"concepts":[{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.5728893876075745},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5179135203361511},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.48411595821380615},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47295066714286804},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44352486729621887},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.4397442936897278},{"id":"https://openalex.org/C40760162","wikidata":"https://www.wikidata.org/wiki/Q10920295","display_name":"Voltage droop","level":4,"score":0.4307173788547516},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4207569360733032},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39028793573379517},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3842986524105072},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3837926387786865},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38365328311920166},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3425159454345703},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.1658569574356079},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.11203974485397339},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2017.2669025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2017.2669025","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:zenodo.org:3453984","is_oa":true,"landing_page_url":"https://zenodo.org/record/3453984","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:3453984","is_oa":true,"landing_page_url":"https://zenodo.org/record/3453984","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W27287307","https://openalex.org/W1643721902","https://openalex.org/W1973130794","https://openalex.org/W1994402203","https://openalex.org/W1994805710","https://openalex.org/W2023304380","https://openalex.org/W2082096757","https://openalex.org/W2082715750","https://openalex.org/W2102000195","https://openalex.org/W2110245858","https://openalex.org/W2111944961","https://openalex.org/W2122488218","https://openalex.org/W2124256021","https://openalex.org/W2127739484","https://openalex.org/W2165952864","https://openalex.org/W2292027500","https://openalex.org/W6601070353","https://openalex.org/W6636723581","https://openalex.org/W6643426534","https://openalex.org/W6675230602","https://openalex.org/W6697036517"],"related_works":["https://openalex.org/W4386632162","https://openalex.org/W2171236961","https://openalex.org/W4256630426","https://openalex.org/W3047964545","https://openalex.org/W2811251486","https://openalex.org/W2770705885","https://openalex.org/W2932995367","https://openalex.org/W1952114904","https://openalex.org/W2030468620","https://openalex.org/W1981500796"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,11,34,42,92,98,104],"power":[4,93,114,142,147,176],"delivery":[5,115],"monitor":[6],"(PDM)":[7],"peripheral":[8],"integrated":[9,36],"in":[10,103],"flip-chip":[12],"packaged":[13],"28":[14,106],"nm":[15,107],"system-on-chip":[16],"(SoC)":[17],"for":[18,51],"mobile":[19,108],"computing.":[20],"The":[21,138],"PDM":[22],"is":[23,157],"composed":[24],"entirely":[25],"of":[26,65,75,97,113,123,140,163,174],"digital":[27,38],"standard":[28],"cells":[29],"and":[30,46,54,82,130,135,154],"consists":[31],"of:":[32],"1)":[33],"fully":[35],"VCO-based":[37],"sampling":[39],"oscilloscope;":[40],"2)":[41],"synthetic":[43],"current":[44],"load;":[45],"3)":[47],"an":[48,58,171],"event":[49],"engine":[50],"triggering,":[52],"analysis,":[53],"debug.":[55],"Incorporated":[56],"inside":[57],"SoC,":[59],"it":[60],"enables":[61],"rapid,":[62],"automated":[63],"analysis":[64],"supply":[66,72,164],"impedance,":[67,156],"as":[68,70,146],"well":[69],"monitoring":[71],"voltage":[73,165],"droop":[74],"multi-core":[76],"CPUs":[77],"running":[78,127],"full":[79],"software":[80],"workloads":[81],"during":[83,167],"scan-test":[84,169],"operations.":[85],"To":[86],"demonstrate":[87],"these":[88],"capabilities,":[89],"we":[90,160],"describe":[91],"integrity":[94],"case":[95],"study":[96],"dual-core":[99],"ARM":[100],"Cortex-A57":[101],"cluster":[102,126],"commercial":[105],"SoC.":[109],"Measurements":[110],"are":[111],"presented":[112],"network":[116],"(PDN)":[117],"electrical":[118],"parameters,":[119],"along":[120],"with":[121],"waveforms":[122],"the":[124,150],"CPU":[125],"test":[128],"cases":[129],"benchmarks":[131],"on":[132,149],"bare":[133],"metal":[134],"Linux":[136],"OS.":[137],"effect":[139],"aggressive":[141],"management":[143],"techniques,":[144],"such":[145],"gating":[148],"dominant":[151],"resonant":[152],"frequency":[153],"peak":[155],"highlighted.":[158],"Finally,":[159],"present":[161],"measurements":[162],"noise":[166],"various":[168],"operations,":[170],"often-neglected":[172],"aspect":[173],"SoC":[175],"integrity.":[177]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
