{"id":"https://openalex.org/W2574082439","doi":"https://doi.org/10.1109/jssc.2016.2646803","title":"A DC-to-12.5 Gb/s 9.76 mW/Gb/s All-Rate CDR With a Single &lt;italic&gt;LC&lt;/italic&gt; VCO in 90 nm CMOS","display_name":"A DC-to-12.5 Gb/s 9.76 mW/Gb/s All-Rate CDR With a Single &lt;italic&gt;LC&lt;/italic&gt; VCO in 90 nm CMOS","publication_year":2017,"publication_date":"2017-01-20","ids":{"openalex":"https://openalex.org/W2574082439","doi":"https://doi.org/10.1109/jssc.2016.2646803","mag":"2574082439"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2016.2646803","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2016.2646803","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059199220","display_name":"Jong\u2010Hyeok Yoon","orcid":"https://orcid.org/0000-0001-7373-7028"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jong-Hyeok Yoon","raw_affiliation_strings":["School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041578937","display_name":"Soon-Won Kwon","orcid":"https://orcid.org/0000-0003-0446-8658"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soon-Won Kwon","raw_affiliation_strings":["School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020568968","display_name":"Hyeon\u2010Min Bae","orcid":"https://orcid.org/0000-0001-5513-5285"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyeon-Min Bae","raw_affiliation_strings":["School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059199220"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":1.0034,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.77027618,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"52","issue":"3","first_page":"856","last_page":"866"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6320905685424805},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5021870136260986},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.499065637588501},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.486102819442749},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.47983357310295105},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.47511205077171326},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.4729421138763428},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4639871120452881},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.45589756965637207},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.41952046751976013},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41499078273773193},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4110637903213501},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.39716342091560364},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.387712299823761},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.3403470814228058},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.30420982837677},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2613370418548584},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2475908398628235},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21784621477127075},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20892095565795898},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1898392140865326}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6320905685424805},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5021870136260986},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.499065637588501},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.486102819442749},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.47983357310295105},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.47511205077171326},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.4729421138763428},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4639871120452881},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.45589756965637207},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.41952046751976013},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41499078273773193},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4110637903213501},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.39716342091560364},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.387712299823761},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.3403470814228058},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.30420982837677},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2613370418548584},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2475908398628235},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21784621477127075},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20892095565795898},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1898392140865326}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2016.2646803","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2016.2646803","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G2385568365","display_name":null,"funder_award_id":"2010-0028680","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1971654534","https://openalex.org/W1972156538","https://openalex.org/W1974534024","https://openalex.org/W1975515451","https://openalex.org/W2016971192","https://openalex.org/W2019035512","https://openalex.org/W2045907409","https://openalex.org/W2050108845","https://openalex.org/W2052612469","https://openalex.org/W2074766092","https://openalex.org/W2075357360","https://openalex.org/W2085601098","https://openalex.org/W2088083354","https://openalex.org/W2097095001","https://openalex.org/W2109455894","https://openalex.org/W2112857179","https://openalex.org/W2126057508","https://openalex.org/W2126494664","https://openalex.org/W2132876868","https://openalex.org/W2164114298","https://openalex.org/W2172724592","https://openalex.org/W2174979304","https://openalex.org/W2179481090","https://openalex.org/W2189323582","https://openalex.org/W2343822671","https://openalex.org/W2788595513","https://openalex.org/W6643742465","https://openalex.org/W6644271046","https://openalex.org/W6663690248","https://openalex.org/W6668914010","https://openalex.org/W6672200448","https://openalex.org/W6672659195"],"related_works":["https://openalex.org/W2976219355","https://openalex.org/W2089131288","https://openalex.org/W1600405202","https://openalex.org/W1486070987","https://openalex.org/W3064661991","https://openalex.org/W4234941684","https://openalex.org/W2295601265","https://openalex.org/W2043253188","https://openalex.org/W2148370333","https://openalex.org/W2088147672"],"abstract_inverted_index":{"A":[0],"dual-lane":[1,99],"DC-to-12.5":[2],"Gb/s":[3,97],"all-rate":[4,25,38],"clock":[5,26,39,87],"and":[6,84,124,144],"data":[7,83],"recovery":[8],"(CDR)":[9],"IC":[10,50],"with":[11,28,101,114],"a":[12,20,42,63,115,133,138,145],"single":[13],"LC":[14],"voltage-controlled":[15],"oscillator":[16],"is":[17,34,156],"fabricated":[18],"in":[19,65],"90":[21],"nm":[22],"CMOS.":[23],"An":[24],"divider":[27],"an":[29,52,102],"asynchronous":[30],"phase":[31,43,78],"calibration":[32],"scheme":[33,57],"employed":[35],"to":[36],"generate":[37],"signals":[40],"without":[41],"mismatch":[44],"or":[45],"duty":[46],"cycle":[47],"distortion.":[48],"The":[49,89,108,149],"features":[51],"automatic":[53],"loop":[54],"gain":[55],"control":[56],"that":[58],"adjusts":[59],"the":[60,66,77,81,85,153],"bandwidth":[61],"of":[62,105,129,152],"CDR":[64,91,109],"background":[67],"for":[68,126],"optimal":[69],"bit":[70],"error":[71],"rate":[72],"(BER)":[73],"performance":[74],"by":[75],"monitoring":[76],"difference":[79],"between":[80],"incoming":[82],"recovered":[86],"signal.":[88],"proposed":[90],"consumes":[92],"244":[93],"mW":[94],"at":[95],"12.5":[96],"under":[98],"operation":[100,113],"input":[103],"sensitivity":[104],"12":[106],"mVpp,diff.":[107],"supports":[110],"referenceless":[111],"allrate":[112],"BER":[116],"<;":[117],"10":[118],"<sup":[119],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[120],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-12</sup>":[121],"on":[122],"PRBS31":[123],"compensates":[125],"20":[127],"dB":[128],"channel":[130],"loss":[131],"using":[132],"continuous-time":[134],"linear":[135],"equalizer":[136,142],"(CTLE),":[137],"one-tap":[139],"decision":[140],"feedback":[141],"(DFE),":[143],"three-tap":[146],"pre-emphasis":[147],"filter.":[148],"power":[150],"efficiency":[151],"test":[154],"chip":[155],"9.76":[157],"mW/Gb/s.":[158]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}