{"id":"https://openalex.org/W2601028978","doi":"https://doi.org/10.1109/jssc.2016.2645738","title":"A 2.8 mW/Gb/s, 14 Gb/s Serial Link Transceiver","display_name":"A 2.8 mW/Gb/s, 14 Gb/s Serial Link Transceiver","publication_year":2017,"publication_date":"2017-03-30","ids":{"openalex":"https://openalex.org/W2601028978","doi":"https://doi.org/10.1109/jssc.2016.2645738","mag":"2601028978"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2016.2645738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2016.2645738","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Saurabh Saxena","orcid":"https://orcid.org/0000-0003-2824-5096"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Saurabh Saxena","raw_affiliation_strings":["Department of Electrical Engineering, IIT Madras, Chennai, India"],"raw_orcid":"https://orcid.org/0000-0003-2824-5096","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, IIT Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056891395","display_name":"Guanghua Shu","orcid":"https://orcid.org/0000-0001-7972-8616"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Guanghua Shu","raw_affiliation_strings":["Oracle Labs VLSI Research, Belmont, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle Labs VLSI Research, Belmont, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014466863","display_name":"Romesh Kumar Nandwana","orcid":"https://orcid.org/0000-0003-0339-5792"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Romesh Kumar Nandwana","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana\u2013Champaign, IL, USA"],"raw_orcid":"https://orcid.org/0000-0003-0339-5792","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana\u2013Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057731009","display_name":"Mrunmay Talegaonkar","orcid":"https://orcid.org/0000-0003-2559-6915"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mrunmay Talegaonkar","raw_affiliation_strings":["Infi Corporation, Irvine, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-2559-6915","affiliations":[{"raw_affiliation_string":"Infi Corporation, Irvine, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045287571","display_name":"Ahmed Elkholy","orcid":"https://orcid.org/0000-0002-3252-8585"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahmed Elkholy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana\u2013Champaign, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana\u2013Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052751344","display_name":"Tejasvi Anand","orcid":"https://orcid.org/0000-0002-1737-7950"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tejasvi Anand","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-1737-7950","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061470672","display_name":"Woo\u2010Seok Choi","orcid":"https://orcid.org/0000-0002-3556-8689"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Woo-Seok Choi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana\u2013Champaign, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana\u2013Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086888499","display_name":"Pavan Kumar Hanumolu","orcid":"https://orcid.org/0000-0002-3456-2082"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pavan Kumar Hanumolu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana\u2013Champaign, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana\u2013Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":1.3152,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.81527065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"52","issue":"5","first_page":"1399","last_page":"1411"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8294367790222168},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.6989560723304749},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6545769572257996},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6282134056091309},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5901669263839722},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.5118052363395691},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.5073058009147644},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4826939105987549},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47022485733032227},{"id":"https://openalex.org/keywords/local-oscillator","display_name":"Local oscillator","score":0.42609304189682007},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3932625949382782},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3920219838619232},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.36401575803756714},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.29946959018707275},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.29776400327682495},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2706524431705475}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8294367790222168},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.6989560723304749},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6545769572257996},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6282134056091309},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5901669263839722},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.5118052363395691},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.5073058009147644},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4826939105987549},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47022485733032227},{"id":"https://openalex.org/C203597036","wikidata":"https://www.wikidata.org/wiki/Q1238887","display_name":"Local oscillator","level":3,"score":0.42609304189682007},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3932625949382782},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3920219838619232},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.36401575803756714},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.29946959018707275},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.29776400327682495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2706524431705475}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2016.2645738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2016.2645738","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320309065","display_name":"Analog Devices","ror":"https://ror.org/01545pm61"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1483188217","https://openalex.org/W1538133845","https://openalex.org/W1966954653","https://openalex.org/W1974534024","https://openalex.org/W1988065098","https://openalex.org/W2002743180","https://openalex.org/W2021283610","https://openalex.org/W2033219015","https://openalex.org/W2052612469","https://openalex.org/W2054166664","https://openalex.org/W2061783548","https://openalex.org/W2069428392","https://openalex.org/W2072450717","https://openalex.org/W2074766092","https://openalex.org/W2086096252","https://openalex.org/W2105386586","https://openalex.org/W2124222653","https://openalex.org/W2135196523","https://openalex.org/W2144962250","https://openalex.org/W2150983492","https://openalex.org/W2164002677","https://openalex.org/W2169539118","https://openalex.org/W2170900144","https://openalex.org/W2174322375","https://openalex.org/W2176101535","https://openalex.org/W2207400145","https://openalex.org/W2519164447","https://openalex.org/W3203992401","https://openalex.org/W4246911246","https://openalex.org/W6643742465","https://openalex.org/W6656594533","https://openalex.org/W6658846501"],"related_works":["https://openalex.org/W2976219355","https://openalex.org/W2089131288","https://openalex.org/W1600405202","https://openalex.org/W1486070987","https://openalex.org/W3064661991","https://openalex.org/W4234941684","https://openalex.org/W2088147672","https://openalex.org/W3127036230","https://openalex.org/W2085886550","https://openalex.org/W2151679122"],"abstract_inverted_index":{"Design":[0],"techniques":[1,155],"to":[2,27,50,76,95,109,135],"improve":[3],"energy":[4,159,191,217,236],"efficiency":[5,160,192,218,237],"of":[6,80,86,139,161,170,183,193,219,231,238],"serial":[7],"link":[8],"transceivers":[9],"are":[10,107],"presented.":[11],"Power":[12],"consumption":[13,138],"is":[14,48,57,133],"reduced":[15],"by":[16],"using:":[17],"low-power":[18],"clock":[19,55,67,88,199],"generation,":[20],"recovery,":[21],"and":[22,31,33,63,83,102,113,119,156,214],"distribution":[23],"schemes;":[24],"charge-based":[25],"circuits":[26],"implement":[28],"analog":[29],"front-end":[30,121],"samplers/flip-flops;":[32],"a":[34,52,71,143,167],"partially":[35,124],"segmented":[36,125],"voltage-mode":[37],"(VM)":[38],"output":[39,127,244],"driver.":[40],"An":[41],"LC-oscillator":[42,223],"based":[43,74,224],"digital":[44,225],"phase-locked":[45],"loop":[46],"(PLL)":[47],"used":[49,114],"generate":[51],"low":[53],"jitter":[54,206,230],"that":[56,92],"shared":[58],"between":[59],"the":[60,78,84,117,148,181],"transmitter":[61],"(Tx)":[62],"receiver":[64],"(Rx).":[65],"The":[66,164,196,222],"recovery":[68],"unit":[69],"uses":[70],"local":[72],"ring-oscillator":[73],"PLL":[75,226],"reduce":[77,136],"number":[79],"phase":[81,168],"interpolators":[82],"amount":[85],"high-frequency":[87],"distribution.":[89],"Charge-based":[90],"samplers":[91],"were":[93],"shown":[94],"operate":[96],"with":[97,129,189,200,234],"limited":[98],"return-to-zero":[99],"voltage":[100],"swings":[101],"consume":[103],"only":[104],"dynamic":[105],"power":[106,137],"modified":[108],"provide":[110],"non-return-to-zero":[111],"outputs":[112],"extensively":[115],"in":[116,142],"deserializer":[118],"Rx":[120,197],"circuits.":[122],"A":[123],"VM":[126],"driver":[128],"embedded":[130],"2-tap":[131],"de-emphasis":[132],"proposed":[134],"pre-drivers.":[140],"Fabricated":[141],"65":[144],"nm":[145],"CMOS":[146],"process,":[147],"14":[149],"Gb/s":[150],"transceiver":[151],"prototype":[152],"employs":[153],"aforementioned":[154],"achieves":[157,166,215,227],"an":[158,184,190,216,228,235],"2.8":[162],"mW/Gb/s.":[163,195,221],"Tx":[165],"margin":[169],"0.36":[171],"UI":[172],"(BER":[173],"=":[174],"10":[175,210],"<sup":[176,211],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[177,212],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-12</sup>":[178,213],")":[179],"at":[180,207,241],"end":[182],"11":[185],"dB":[186],"loss":[187],"channel":[188],"0.89":[194],"recovers":[198],"1.8":[201],"psrms":[202,233],"long":[203],"term":[204],"absolute":[205],"BER":[208],"<;":[209],"1.69":[220],"integrated":[229],"0.605":[232],"0.5":[239],"mW/GHz":[240],"7":[242],"GHz":[243],"frequency.":[245]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3}],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2025-10-10T00:00:00"}