{"id":"https://openalex.org/W2580715839","doi":"https://doi.org/10.1109/jssc.2016.2642204","title":"A 23-mW 24-GS/s 6-bit Voltage-Time Hybrid Time-Interleaved ADC in 28-nm CMOS","display_name":"A 23-mW 24-GS/s 6-bit Voltage-Time Hybrid Time-Interleaved ADC in 28-nm CMOS","publication_year":2017,"publication_date":"2017-01-23","ids":{"openalex":"https://openalex.org/W2580715839","doi":"https://doi.org/10.1109/jssc.2016.2642204","mag":"2580715839"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2016.2642204","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2016.2642204","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041665556","display_name":"Benwei Xu","orcid":"https://orcid.org/0000-0002-5879-8225"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Benwei Xu","raw_affiliation_strings":["Texas Analog Center of Excellence, The University of Texas at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Analog Center of Excellence, The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103085835","display_name":"Yuan Zhou","orcid":"https://orcid.org/0000-0002-7148-9056"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Zhou","raw_affiliation_strings":["Texas Analog Center of Excellence, The University of Texas at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Analog Center of Excellence, The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047697146","display_name":"Yun Chiu","orcid":"https://orcid.org/0000-0001-5239-4417"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yun Chiu","raw_affiliation_strings":["Texas Analog Center of Excellence, The University of Texas at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Analog Center of Excellence, The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041665556"],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":2.5492,"has_fulltext":false,"cited_by_count":66,"citation_normalized_percentile":{"value":0.89022183,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":"52","issue":"4","first_page":"1091","last_page":"1100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.9264707565307617},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.745593786239624},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6851295232772827},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.647892415523529},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6039181351661682},{"id":"https://openalex.org/keywords/dither","display_name":"Dither","score":0.4956098794937134},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.46463942527770996},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.4643711447715759},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4542078375816345},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3873467445373535},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.325019896030426},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28582221269607544},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.18696996569633484}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.9264707565307617},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.745593786239624},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6851295232772827},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.647892415523529},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6039181351661682},{"id":"https://openalex.org/C70451592","wikidata":"https://www.wikidata.org/wiki/Q376493","display_name":"Dither","level":3,"score":0.4956098794937134},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.46463942527770996},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.4643711447715759},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4542078375816345},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3873467445373535},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.325019896030426},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28582221269607544},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.18696996569633484}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2016.2642204","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2016.2642204","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1523459467","https://openalex.org/W1976807891","https://openalex.org/W1979486444","https://openalex.org/W1979509961","https://openalex.org/W1982704180","https://openalex.org/W2009580779","https://openalex.org/W2039454339","https://openalex.org/W2046515116","https://openalex.org/W2051102950","https://openalex.org/W2060823827","https://openalex.org/W2075663516","https://openalex.org/W2086634993","https://openalex.org/W2098692728","https://openalex.org/W2103391022","https://openalex.org/W2104728238","https://openalex.org/W2104823269","https://openalex.org/W2113142084","https://openalex.org/W2120935131","https://openalex.org/W2124222653","https://openalex.org/W2124838096","https://openalex.org/W2135751681","https://openalex.org/W2137219772","https://openalex.org/W2152714847","https://openalex.org/W2292053544","https://openalex.org/W2294746680","https://openalex.org/W2524119748","https://openalex.org/W2527653927","https://openalex.org/W2788013190","https://openalex.org/W6644863192","https://openalex.org/W6672201828","https://openalex.org/W6675369220","https://openalex.org/W6675609000","https://openalex.org/W6727722970","https://openalex.org/W7074578237"],"related_works":["https://openalex.org/W2739351926","https://openalex.org/W2542593952","https://openalex.org/W4387941295","https://openalex.org/W2565946164","https://openalex.org/W2568520569","https://openalex.org/W3116897448","https://openalex.org/W1980428113","https://openalex.org/W4307567705","https://openalex.org/W2783221760","https://openalex.org/W2311845547"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,66,82,121,132,136],"power-":[4],"and":[5,17,70,100,120,147],"area-efficient":[6],"16-way":[7],"time-interleaved":[8],"(TI)":[9],"analog-to-digital":[10],"converter":[11,48],"(ADC)":[12],"achieving":[13],"24-GS/s":[14],"conversion":[15],"speed":[16],"6-bit":[18],"resolution":[19],"in":[20,56],"28-nm":[21],"CMOS.":[22],"A":[23,43,111],"voltage-time":[24],"hybrid":[25],"pipeline":[26],"technique":[27,69],"exploiting":[28],"the":[29,37,53,139],"comparator":[30],"input-voltage-output-time":[31],"dependency":[32],"is":[33,49],"reported":[34],"to":[35,51],"enhance":[36],"throughput":[38],"of":[39,104,117,126,144,150],"successive-approximation-register":[40],"(SAR)":[41],"ADCs.":[42],"reference-buffer-free":[44],"capacitive":[45],"digital-to-analog":[46],"(CDAC)":[47],"utilized":[50],"mitigate":[52],"crosstalk":[54],"problem":[55],"TI-ADCs.":[57],"Timing":[58],"mismatches":[59],"between":[60],"individual":[61],"sub-ADCs":[62],"are":[63],"estimated":[64],"with":[65,153],"reference-ADC":[67],"dithering":[68],"corrected":[71],"by":[72],"digitally":[73],"controlled":[74],"delay":[75],"lines":[76],"(DCDL).":[77],"The":[78,94],"techniques":[79],"collectively":[80],"enabled":[81],"very":[83],"compact":[84],"design,":[85],"obviating":[86],"any":[87],"input":[88],"buffer":[89],"or":[90],"hierarchical":[91],"sampling":[92],"structures.":[93],"ADC":[95],"core":[96],"consumes":[97],"23":[98],"mW":[99],"occupies":[101],"an":[102,142,148],"area":[103],"0.03":[105],"mm":[106],"<sup":[107],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[108],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[109],".":[110],"signal-to-noise":[112],"plus":[113],"distortion":[114],"ratio":[115],"(SNDR)":[116],"35":[118],"dB":[119,128,146,152],"spurious-free":[122],"dynamic":[123],"range":[124],"(SFDR)":[125],"54":[127],"were":[129],"measured":[130,141],"for":[131],"40-MHz":[133],"input.":[134],"For":[135],"Nyquist":[137],"input,":[138],"prototype":[140],"SNDR":[143],"29":[145],"SFDR":[149],"41":[151],"all":[154],"timing":[155],"mismatch":[156],"spurs":[157],"suppressed":[158],"below":[159],"-50":[160],"dBc":[161],"after":[162],"skew":[163],"calibration.":[164]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":13},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":12},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":12},{"year":2018,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}