{"id":"https://openalex.org/W2564508492","doi":"https://doi.org/10.1109/jssc.2016.2634700","title":"A 75-MHz Continuous-Time Sigma\u2013Delta Modulator Employing a Broadband Low-Power Highly Efficient Common-Gate Summing Stage","display_name":"A 75-MHz Continuous-Time Sigma\u2013Delta Modulator Employing a Broadband Low-Power Highly Efficient Common-Gate Summing Stage","publication_year":2016,"publication_date":"2016-12-30","ids":{"openalex":"https://openalex.org/W2564508492","doi":"https://doi.org/10.1109/jssc.2016.2634700","mag":"2564508492"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2016.2634700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2016.2634700","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037953661","display_name":"Carlos Briseno-Vidrios","orcid":"https://orcid.org/0000-0001-7315-4148"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]},{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Carlos Briseno-Vidrios","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","Silicon Laboratories, Inc., Austin, TX, USA","Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA; Silicon Laboratories, Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Silicon Laboratories, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I93085520"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA; Silicon Laboratories, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049783706","display_name":"Alexander Edward","orcid":"https://orcid.org/0000-0003-3563-0320"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexander Edward","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","Intel Corporation, Hillsboro, OR, USA","Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA; Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0003-3563-0320","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA; Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102891046","display_name":"Ayman Shafik","orcid":"https://orcid.org/0000-0002-4603-771X"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]},{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ayman Shafik","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","Silicon Laboratories, Inc., Austin, TX, USA","Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA; Silicon Laboratories, Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Silicon Laboratories, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I93085520"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA; Silicon Laboratories, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002814402","display_name":"Samuel Palermo","orcid":"https://orcid.org/0000-0002-6555-1474"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samuel Palermo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","Department of Electrical and Computer Engineering Texas A&M University College Station TX USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Texas A&M University College Station TX USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024571753","display_name":"Jos\u00e9 Silva-Mart\u00ednez","orcid":"https://orcid.org/0000-0002-7960-0177"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jose Silva-Martinez","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","Department of Electrical and Computer Engineering Texas A&M University College Station TX USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Texas A&M University College Station TX USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5037953661"],"corresponding_institution_ids":["https://openalex.org/I91045830","https://openalex.org/I93085520"],"apc_list":null,"apc_paid":null,"fwci":1.5773,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.83271425,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"52","issue":"3","first_page":"657","last_page":"668"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/common-gate","display_name":"Common gate","score":0.6132367849349976},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5787811279296875},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5649942755699158},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.5246296525001526},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5214947462081909},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5170455574989319},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4823248088359833},{"id":"https://openalex.org/keywords/transimpedance-amplifier","display_name":"Transimpedance amplifier","score":0.4808662533760071},{"id":"https://openalex.org/keywords/broadband","display_name":"Broadband","score":0.42820513248443604},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3879169821739197},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.35465285181999207},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.3504669666290283},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29687997698783875},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17403364181518555}],"concepts":[{"id":"https://openalex.org/C2781117048","wikidata":"https://www.wikidata.org/wiki/Q3108612","display_name":"Common gate","level":4,"score":0.6132367849349976},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5787811279296875},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5649942755699158},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.5246296525001526},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5214947462081909},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5170455574989319},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4823248088359833},{"id":"https://openalex.org/C92631468","wikidata":"https://www.wikidata.org/wiki/Q215437","display_name":"Transimpedance amplifier","level":5,"score":0.4808662533760071},{"id":"https://openalex.org/C509933004","wikidata":"https://www.wikidata.org/wiki/Q194163","display_name":"Broadband","level":2,"score":0.42820513248443604},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3879169821739197},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.35465285181999207},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.3504669666290283},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29687997698783875},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17403364181518555}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2016.2634700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2016.2634700","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[{"id":"https://openalex.org/G266187527","display_name":null,"funder_award_id":"NSF-1404890","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320321739","display_name":"Consejo Nacional de Ciencia y Tecnolog\u00eda","ror":"https://ror.org/059ex5q34"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W157744999","https://openalex.org/W1566753641","https://openalex.org/W1982315583","https://openalex.org/W1985804698","https://openalex.org/W2016095563","https://openalex.org/W2027525723","https://openalex.org/W2036679615","https://openalex.org/W2057788459","https://openalex.org/W2072701398","https://openalex.org/W2073140918","https://openalex.org/W2099116397","https://openalex.org/W2107516488","https://openalex.org/W2109769819","https://openalex.org/W2124081222","https://openalex.org/W2136429521","https://openalex.org/W2151133875","https://openalex.org/W2154246288","https://openalex.org/W2164002677","https://openalex.org/W2243588167","https://openalex.org/W2320031616","https://openalex.org/W2395846739","https://openalex.org/W2788795559","https://openalex.org/W6654530395"],"related_works":["https://openalex.org/W1976391040","https://openalex.org/W2913428688","https://openalex.org/W2157118673","https://openalex.org/W2016777110","https://openalex.org/W1624221390","https://openalex.org/W3097708393","https://openalex.org/W2184095645","https://openalex.org/W2086246441","https://openalex.org/W2025150006","https://openalex.org/W2626140079"],"abstract_inverted_index":{"A":[0],"wide-bandwidth":[1],"(BW)":[2],"power-efficient":[3],"continuous-time":[4],"\u03a3\u0394":[5],"modulator":[6,11],"(CT\u03a3\u0394M)":[7],"is":[8,36,122],"presented.":[9],"The":[10,69,116],"introduces":[12],"a":[13,18,22,40,46,88,101],"third-order":[14],"filter":[15,26],"implemented":[16,37],"with":[17,27,75],"lossless":[19],"integrator":[20],"and":[21,93],"multiple-feedback":[23],"single-amplifier":[24],"biquadratic":[25],"embedded":[28],"loop":[29],"stability":[30],"compensation.":[31],"An":[32],"active":[33],"summing":[34],"block":[35],"by":[38,45,59],"employing":[39],"common-gate":[41],"current":[42],"buffer":[43],"followed":[44],"transimpedance":[47],"amplifier.":[48],"This":[49],"combination":[50],"relaxes":[51],"the":[52,56,66,98],"specification":[53],"requirements":[54],"of":[55,65,104,114,120],"operational":[57],"amplifier":[58],"making":[60,79],"its":[61],"required":[62],"BW":[63,74,109],"independent":[64],"closed-loop":[67],"gain.":[68],"proposed":[70],"technique":[71],"achieves":[72,100],"optimum":[73],"reduced":[76],"power":[77],"consumption,":[78],"it":[80],"functional":[81],"for":[82],"over":[83,107],"gigahertz":[84],"operation.":[85],"Fabricated":[86],"in":[87],"standard":[89],"40-nm":[90],"CMOS":[91],"technology,":[92],"clocked":[94],"at":[95],"3.2":[96],"GHz,":[97],"CT\u03a3\u0394M":[99],"signal-to-noise-and-distortion":[102],"ratio":[103],"65.5":[105],"dB":[106],"75-MHz":[108],"while":[110],"consuming":[111],"22.8":[112],"mW":[113],"power.":[115],"obtained":[117],"Walden's":[118],"figure":[119],"merits":[121],"98":[123],"fJ/conv-step.":[124]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}