{"id":"https://openalex.org/W2519730952","doi":"https://doi.org/10.1109/jssc.2016.2601319","title":"Postsilicon Voltage Guard-Band Reduction in a 22 nm Graphics Execution Core Using Adaptive Voltage Scaling and Dynamic Power Gating","display_name":"Postsilicon Voltage Guard-Band Reduction in a 22 nm Graphics Execution Core Using Adaptive Voltage Scaling and Dynamic Power Gating","publication_year":2016,"publication_date":"2016-09-12","ids":{"openalex":"https://openalex.org/W2519730952","doi":"https://doi.org/10.1109/jssc.2016.2601319","mag":"2519730952"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2016.2601319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2016.2601319","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018572841","display_name":"Minki Cho","orcid":"https://orcid.org/0000-0003-3745-122X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Minki Cho","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025226668","display_name":"Stephen T. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen T. Kim","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112838079","display_name":"Carlos Tokunaga","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carlos Tokunaga","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085682261","display_name":"Charles Augustine","orcid":"https://orcid.org/0000-0001-8892-6286"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles Augustine","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003048953","display_name":"Jaydeep P. Kulkarni","orcid":"https://orcid.org/0000-0002-0258-6776"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaydeep P. Kulkarni","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061932619","display_name":"Krishnan Ravichandran","orcid":"https://orcid.org/0000-0003-2271-4314"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnan Ravichandran","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James W. Tschanz","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036997390","display_name":"Muhammad Khellah","orcid":"https://orcid.org/0000-0001-9651-5639"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhammad M. Khellah","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5018572841"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":2.9829,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.91751379,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"52","issue":"1","first_page":"50","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-droop","display_name":"Voltage droop","score":0.6835638880729675},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5819621682167053},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5049358010292053},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.4853478968143463},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4368019700050354},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37185585498809814},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2963845133781433},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2900505065917969},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.15423116087913513},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09903019666671753}],"concepts":[{"id":"https://openalex.org/C40760162","wikidata":"https://www.wikidata.org/wiki/Q10920295","display_name":"Voltage droop","level":4,"score":0.6835638880729675},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5819621682167053},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5049358010292053},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.4853478968143463},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4368019700050354},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37185585498809814},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2963845133781433},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2900505065917969},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.15423116087913513},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09903019666671753},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2016.2601319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2016.2601319","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2016301038","https://openalex.org/W2050248134","https://openalex.org/W2057390572","https://openalex.org/W2061221729","https://openalex.org/W2066698193","https://openalex.org/W2079706534","https://openalex.org/W2082715750","https://openalex.org/W2112414127","https://openalex.org/W2130102454","https://openalex.org/W2146410479","https://openalex.org/W2179420095","https://openalex.org/W2289333215","https://openalex.org/W2519730952","https://openalex.org/W6654571853","https://openalex.org/W6662895929","https://openalex.org/W6664648183","https://openalex.org/W6666855326","https://openalex.org/W6670518604","https://openalex.org/W6681681969","https://openalex.org/W6685557184","https://openalex.org/W6696181234"],"related_works":["https://openalex.org/W2523432015","https://openalex.org/W2733481536","https://openalex.org/W2765340260","https://openalex.org/W2153130273","https://openalex.org/W2149900817","https://openalex.org/W4242885884","https://openalex.org/W1503315192","https://openalex.org/W4243660620","https://openalex.org/W2127878083","https://openalex.org/W2123869830"],"abstract_inverted_index":{"In":[0,75],"high":[1],"volume":[2],"manufacturing,":[3],"conventional":[4],"approach":[5],"to":[6,15,24,58,94,99,110,119,131,157,162,190],"deal":[7],"with":[8,142],"inverse-temperature":[9],"dependence":[10],"(ITD)":[11],"and":[12,60,101],"aging":[13,61,73,103],"is":[14,147],"add":[16],"a":[17,30,78,151,169],"post":[18],"silicon":[19],"flat":[20],"voltage":[21,108],"guard":[22,165],"band":[23],"all":[25,50],"dies":[26,51],"based":[27],"on":[28],"testing":[29],"small":[31],"random":[32],"sample":[33],"of":[34],"dies.":[35],"Although":[36],"this":[37,76,181],"scheme":[38,156],"guarantees":[39],"error-free":[40],"operation,":[41,175],"it":[42,48],"significantly":[43],"degrades":[44],"energy":[45,134,159,203],"efficiency,":[46],"as":[47,62,114,194],"penalize":[49],"for":[52],"the":[53,65,188],"maximum":[54,72],"delay":[55,96],"degradation":[56,97],"due":[57,98,161],"ITD":[59,100],"seen":[63],"by":[64,187,205],"worst":[66],"case":[67],"die,":[68],"while":[69,179],"also":[70,148],"assuming":[71],"condition.":[74],"paper,":[77],"graphics":[79],"execution":[80],"core":[81],"implemented":[82],"in":[83,150],"22":[84],"nm":[85],"trigate":[86],"process":[87],"uses":[88],"per-die":[89],"tunable":[90],"replica":[91],"circuit":[92],"(TRC)":[93],"monitor":[95],"actual":[102],"conditions.":[104],"TRC":[105,146,189],"triggers":[106],"adaptive":[107],"scaling":[109],"dynamically":[111],"adjust":[112],"VCC":[113],"needed":[115],"during":[116,173],"run":[117],"time":[118],"maintain":[120,191],"correct":[121],"operation":[122],"at":[123,136,208],"minimum":[124],"additional":[125],"voltage.":[126],"Measured":[127],"data":[128,197],"show":[129,198],"up":[130],"33%":[132],"(14%)":[133],"savings":[135],"0.4":[137],"V":[138,210],"(0.8":[139],"V)":[140],"compared":[141],"baseline":[143],"scheme.":[144],"The":[145],"utilized":[149],"dynamic":[152],"power":[153],"gating":[154],"(DPG)":[155],"lower":[158],"overhead":[160],"fast":[163],"droop":[164,185],"band.":[166],"DPG":[167,200],"introduces":[168],"load":[170,182],"line":[171,183],"effect":[172],"normal":[174],"thus":[176],"saving":[177],"energy,":[178],"deactivating":[180],"upon":[184],"detection":[186],"ISO":[192],"performance":[193],"baseline.":[195],"Silicon":[196],"that":[199],"can":[201],"improve":[202],"efficiency":[204],"14.5%":[206],"(7%)":[207],"0.8":[209],"(0.6":[211],"V).":[212]},"counts_by_year":[{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}