{"id":"https://openalex.org/W2410273639","doi":"https://doi.org/10.1109/jssc.2016.2557807","title":"A 2.0\u20135.5 GHz Wide Bandwidth Ring-Based Digital Fractional-N PLL With Extended Range Multi-Modulus Divider","display_name":"A 2.0\u20135.5 GHz Wide Bandwidth Ring-Based Digital Fractional-N PLL With Extended Range Multi-Modulus Divider","publication_year":2016,"publication_date":"2016-06-10","ids":{"openalex":"https://openalex.org/W2410273639","doi":"https://doi.org/10.1109/jssc.2016.2557807","mag":"2410273639"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2016.2557807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2016.2557807","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045287571","display_name":"Ahmed Elkholy","orcid":"https://orcid.org/0000-0002-3252-8585"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ahmed Elkholy","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL, USA"],"raw_orcid":"https://orcid.org/0000-0002-3252-8585","affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014971774","display_name":"Saurabh Saxena","orcid":"https://orcid.org/0000-0001-5592-054X"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saurabh Saxena","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014466863","display_name":"Romesh Kumar Nandwana","orcid":"https://orcid.org/0000-0003-0339-5792"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Romesh Kumar Nandwana","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087380109","display_name":"Amr Elshazly","orcid":"https://orcid.org/0000-0002-0628-9138"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amr Elshazly","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086888499","display_name":"Pavan Kumar Hanumolu","orcid":"https://orcid.org/0000-0002-3456-2082"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pavan Kumar Hanumolu","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5045287571"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":4.8352,"has_fulltext":false,"cited_by_count":77,"citation_normalized_percentile":{"value":0.95386824,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"51","issue":"8","first_page":"1771","last_page":"1784"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9814000129699707,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7090263962745667},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6285750865936279},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6219975352287292},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6194795966148376},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5988282561302185},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.49472495913505554},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.49036192893981934},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.46638938784599304},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46607208251953125},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44085946679115295},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4184938371181488},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.41608747839927673},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.38397443294525146},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3751172423362732},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22792565822601318},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.22273695468902588},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17580240964889526},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07414853572845459}],"concepts":[{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7090263962745667},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6285750865936279},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6219975352287292},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6194795966148376},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5988282561302185},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.49472495913505554},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.49036192893981934},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.46638938784599304},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46607208251953125},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44085946679115295},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4184938371181488},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.41608747839927673},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.38397443294525146},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3751172423362732},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22792565822601318},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.22273695468902588},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17580240964889526},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07414853572845459}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2016.2557807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2016.2557807","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5232631457","display_name":null,"funder_award_id":"CAREER EECS-0954969","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1123162562","https://openalex.org/W1558242838","https://openalex.org/W1574985978","https://openalex.org/W1948778041","https://openalex.org/W1982801875","https://openalex.org/W1991259611","https://openalex.org/W1994184480","https://openalex.org/W2052612469","https://openalex.org/W2055913428","https://openalex.org/W2072937223","https://openalex.org/W2074798336","https://openalex.org/W2084208879","https://openalex.org/W2088083354","https://openalex.org/W2090963250","https://openalex.org/W2094264485","https://openalex.org/W2105386586","https://openalex.org/W2106406109","https://openalex.org/W2108458508","https://openalex.org/W2114953806","https://openalex.org/W2120500930","https://openalex.org/W2126095665","https://openalex.org/W2132542265","https://openalex.org/W2139625690","https://openalex.org/W2145361466","https://openalex.org/W2151823615","https://openalex.org/W2160412553","https://openalex.org/W2163341790","https://openalex.org/W2177582823","https://openalex.org/W2177833654","https://openalex.org/W2280601454","https://openalex.org/W2518862792","https://openalex.org/W2538546762","https://openalex.org/W6633548668","https://openalex.org/W6663690248","https://openalex.org/W6672659195","https://openalex.org/W6673266725"],"related_works":["https://openalex.org/W2141726610","https://openalex.org/W2976219355","https://openalex.org/W2061664740","https://openalex.org/W2540766993","https://openalex.org/W2089131288","https://openalex.org/W1600405202","https://openalex.org/W2619153394","https://openalex.org/W2911266525","https://openalex.org/W1486070987","https://openalex.org/W4242529045"],"abstract_inverted_index":{"Phase":[0],"noise":[1,26,81,151],"performance":[2,72],"of":[3,97,116],"ring":[4],"oscillator":[5,22],"based":[6],"digital":[7,89,131],"fractional-N":[8],"phase-locked":[9],"loops":[10],"(FNPLLs)":[11],"is":[12,55,152,182,186],"severely":[13],"compromised":[14],"by":[15,28,74,85],"conflicting":[16],"bandwidth":[17,77],"requirements":[18],"to":[19,69,92,168],"simultaneously":[20],"suppress":[21,93],"phase":[23,150],"and":[24,36,84,176],"quantization":[25,80,99],"introduced":[27],"the":[29,52,94,107,187],"time-to-digital":[30],"converter":[31,38],"(TDC),":[32],"\u0394\u03a3":[33],"fractional":[34],"divider,":[35],"digital-to-analog":[37],"(DAC).":[39],"As":[40],"a":[41,87,112,120,172],"consequence,":[42],"their":[43,62],"figure-of-merit":[44],"(FoM":[45],"<sub":[46,179],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[47,180],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">J</sub>":[48,181],")":[49],"that":[50],"quantifies":[51],"power-jitter":[53],"tradeoff":[54],"at":[56,143,157],"least":[57],"25":[58],"dB":[59],"worse":[60],"than":[61,154],"LC-oscillator-based":[63],"FNPLL":[64,109,132,163],"counterparts.":[65],"This":[66],"paper":[67],"seeks":[68],"close":[70],"this":[71],"gap":[73],"extending":[75],"PLL":[76],"(BW)":[78],"using":[79,119,171],"cancellation":[82],"techniques":[83],"employing":[86],"dual-path":[88],"loop":[90],"filter":[91],"detrimental":[95],"impact":[96],"DAC":[98],"noise.":[100],"Fabricated":[101],"in":[102],"65":[103],"nm":[104],"CMOS":[105],"process,":[106],"proposed":[108,130,162],"operates":[110],"over":[111],"wide":[113,165],"frequency":[114],"range":[115,123],"2.0-5.5":[117],"GHz":[118,145],"modified":[121],"extended":[122],"multi-modulus":[124],"divider":[125],"with":[126],"seamless":[127],"switching.":[128],"The":[129,147,161],"achieves":[133,164],"1.9":[134],"psrms":[135],"integrated":[136],"jitter":[137],"while":[138],"consuming":[139],"only":[140],"4":[141],"mW":[142],"5":[144],"output.":[146],"measured":[148],"in-band":[149],"better":[153],"-96":[155],"dBc/Hz":[156],"1":[158],"MHz":[159,170,174],"offset.":[160],"BW":[166],"up":[167],"6":[169],"50":[173],"reference":[175],"its":[177],"FoM":[178],"-228.5":[183],"dB,":[184],"which":[185],"best":[188],"among":[189],"all":[190],"reported":[191],"ring-based":[192],"FNPLLs.":[193]},"counts_by_year":[{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":12},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}