{"id":"https://openalex.org/W2468157661","doi":"https://doi.org/10.1109/jssc.2016.2542200","title":"Design of Continuous-Time <inline-formula> <tex-math notation=\"LaTeX\">$\\Delta \\Sigma $</tex-math> </inline-formula> Modulators With Dual Switched-Capacitor Return-to-Zero DACs","display_name":"Design of Continuous-Time <inline-formula> <tex-math notation=\"LaTeX\">$\\Delta \\Sigma $</tex-math> </inline-formula> Modulators With Dual Switched-Capacitor Return-to-Zero DACs","publication_year":2016,"publication_date":"2016-05-05","ids":{"openalex":"https://openalex.org/W2468157661","doi":"https://doi.org/10.1109/jssc.2016.2542200","mag":"2468157661"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2016.2542200","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2016.2542200","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028020528","display_name":"Amrith Sukumaran","orcid":"https://orcid.org/0000-0002-3004-8414"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amrith Sukumaran","raw_affiliation_strings":["Indian Institute of Technology, Madras, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056930703","display_name":"Shanthi Pavan","orcid":"https://orcid.org/0000-0002-6938-8491"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shanthi Pavan","raw_affiliation_strings":["Indian Institute of Technology, Madras, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":1.1941,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.78590974,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"51","issue":"7","first_page":"1619","last_page":"1629"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7257717847824097},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.6726259589195251},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.6501985788345337},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5662686824798584},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5295544266700745},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4521295726299286},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4038079082965851},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3924694061279297},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3368476927280426},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.32817357778549194},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.294775128364563},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25452274084091187},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21054351329803467},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17836585640907288}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7257717847824097},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.6726259589195251},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.6501985788345337},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5662686824798584},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5295544266700745},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4521295726299286},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4038079082965851},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3924694061279297},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3368476927280426},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.32817357778549194},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.294775128364563},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25452274084091187},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21054351329803467},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17836585640907288},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2016.2542200","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2016.2542200","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1762640998","https://openalex.org/W1972599689","https://openalex.org/W1974674514","https://openalex.org/W2021005475","https://openalex.org/W2042029813","https://openalex.org/W2050330628","https://openalex.org/W2093889062","https://openalex.org/W2100427892","https://openalex.org/W2116955129","https://openalex.org/W2121130638","https://openalex.org/W2142182289","https://openalex.org/W2146191746","https://openalex.org/W2151824205","https://openalex.org/W2167005367","https://openalex.org/W4285719527","https://openalex.org/W4301627548"],"related_works":["https://openalex.org/W2124313625","https://openalex.org/W2044524120","https://openalex.org/W2291633415","https://openalex.org/W580081827","https://openalex.org/W2102712905","https://openalex.org/W1480705273","https://openalex.org/W2493585380","https://openalex.org/W1601476700","https://openalex.org/W2999366224","https://openalex.org/W3014922040"],"abstract_inverted_index":{"Single-bit":[0],"continuous-time":[1],"sigma-delta":[2],"modulators":[3],"(CTDSMs)":[4],"are":[5],"overly":[6],"sensitive":[7],"to":[8,26,52,133],"clock":[9,88],"jitter":[10,89,138],"when":[11],"a":[12,28,38,92,145,154,165],"non-return-to-zero":[13],"(NRZ)":[14],"feedback":[15,47,59],"DAC":[16,29,48,94,106],"is":[17,25],"used.":[18],"One":[19],"way":[20],"of":[21,44,57,67,72,91,101,112,119],"addressing":[22],"this":[23,105],"problem":[24],"use":[27],"with":[30,95],"an":[31],"exponentially":[32],"decaying":[33],"pulse":[34],"shape,":[35],"realized":[36],"using":[37],"switched":[39],"capacitor":[40],"(SC).":[41],"Existing":[42],"variants":[43],"the":[45,53,58,64,68,73,78,86,96,108,113,120,128,159],"SC":[46],"degrade":[49],"linearity":[50,135],"due":[51],"high":[54],"peak-to-average":[55,98],"ratio":[56,99],"waveform":[60],"and":[61,131,136],"severely":[62],"compromise":[63],"alias":[65],"rejection":[66],"modulator":[69,160],"around":[70,115],"multiples":[71,118],"sampling":[74,121],"frequency.":[75,122],"We":[76],"introduce":[77],"dual":[79],"switched-capacitor":[80,93],"return-to-zero":[81],"(Dual-SCRZ)":[82],"DAC,":[83],"which":[84],"combines":[85],"low":[87,97],"sensitivity":[90,139],"characteristic":[100],"NRZ":[102],"feedback.":[103],"Further,":[104],"preserves":[107],"implicit":[109],"anti-aliasing":[110],"feature":[111],"CTDSMs":[114,125],"all":[116],"odd":[117],"A":[123],"single-bit":[124],"that":[126],"uses":[127],"Dual-SCRZ":[129],"technique":[130],"opamp-assistance":[132],"improve":[134],"reduce":[137],"achieves":[140],"91/85.1/83":[141],"dB":[142],"DR/SNR/SNDR":[143],"in":[144,153],"2":[146],"MHz":[147,152],"bandwidth.":[148],"Operating":[149],"at":[150],"256":[151],"0.18":[155],"\u03bcm":[156],"CMOS":[157],"process,":[158],"dissipates":[161],"14.8":[162],"mW":[163],"from":[164],"1.8":[166],"V":[167],"supply.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}