{"id":"https://openalex.org/W2296102483","doi":"https://doi.org/10.1109/jssc.2015.2512935","title":"A Low-Power, High CMRR Neural Amplifier System Employing CMOS Inverter-Based OTAs With CMFB Through Supply Rails","display_name":"A Low-Power, High CMRR Neural Amplifier System Employing CMOS Inverter-Based OTAs With CMFB Through Supply Rails","publication_year":2016,"publication_date":"2016-02-03","ids":{"openalex":"https://openalex.org/W2296102483","doi":"https://doi.org/10.1109/jssc.2015.2512935","mag":"2296102483"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2015.2512935","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2015.2512935","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009653972","display_name":"Kian Ann Ng","orcid":"https://orcid.org/0000-0002-6044-9841"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kian Ann Ng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103284700","display_name":"Yong Ping Xu","orcid":"https://orcid.org/0000-0003-3941-190X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yong Ping Xu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":5.7092,"has_fulltext":false,"cited_by_count":142,"citation_normalized_percentile":{"value":0.96616891,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":"51","issue":"3","first_page":"724","last_page":"737"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/preamplifier","display_name":"Preamplifier","score":0.8266340494155884},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.6649256348609924},{"id":"https://openalex.org/keywords/common-mode-rejection-ratio","display_name":"Common-mode rejection ratio","score":0.6630998849868774},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6175364851951599},{"id":"https://openalex.org/keywords/common-mode-signal","display_name":"Common-mode signal","score":0.5239096879959106},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.5206648111343384},{"id":"https://openalex.org/keywords/instrumentation-amplifier","display_name":"Instrumentation amplifier","score":0.5176706314086914},{"id":"https://openalex.org/keywords/power-supply-rejection-ratio","display_name":"Power supply rejection ratio","score":0.49657851457595825},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4707762897014618},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.452227383852005},{"id":"https://openalex.org/keywords/input-impedance","display_name":"Input impedance","score":0.4403994679450989},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.43340760469436646},{"id":"https://openalex.org/keywords/direct-coupled-amplifier","display_name":"Direct-coupled amplifier","score":0.4280414581298828},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.41906416416168213},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.406139075756073},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.39079707860946655},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3740122318267822},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.152136892080307},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.1103634238243103},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.09503927826881409}],"concepts":[{"id":"https://openalex.org/C14245642","wikidata":"https://www.wikidata.org/wiki/Q399804","display_name":"Preamplifier","level":4,"score":0.8266340494155884},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6649256348609924},{"id":"https://openalex.org/C102309569","wikidata":"https://www.wikidata.org/wiki/Q1244941","display_name":"Common-mode rejection ratio","level":5,"score":0.6630998849868774},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6175364851951599},{"id":"https://openalex.org/C189714311","wikidata":"https://www.wikidata.org/wiki/Q1530371","display_name":"Common-mode signal","level":4,"score":0.5239096879959106},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.5206648111343384},{"id":"https://openalex.org/C89123640","wikidata":"https://www.wikidata.org/wiki/Q1523756","display_name":"Instrumentation amplifier","level":5,"score":0.5176706314086914},{"id":"https://openalex.org/C15892472","wikidata":"https://www.wikidata.org/wiki/Q1482413","display_name":"Power supply rejection ratio","level":4,"score":0.49657851457595825},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4707762897014618},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.452227383852005},{"id":"https://openalex.org/C26262908","wikidata":"https://www.wikidata.org/wiki/Q1307489","display_name":"Input impedance","level":3,"score":0.4403994679450989},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.43340760469436646},{"id":"https://openalex.org/C172218469","wikidata":"https://www.wikidata.org/wiki/Q4477697","display_name":"Direct-coupled amplifier","level":5,"score":0.4280414581298828},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.41906416416168213},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.406139075756073},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.39079707860946655},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3740122318267822},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.152136892080307},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.1103634238243103},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.09503927826881409}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2015.2512935","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2015.2512935","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1608291116","https://openalex.org/W1710283551","https://openalex.org/W1972150182","https://openalex.org/W1985277589","https://openalex.org/W1996935559","https://openalex.org/W2003444784","https://openalex.org/W2004241505","https://openalex.org/W2008452338","https://openalex.org/W2035519566","https://openalex.org/W2036292374","https://openalex.org/W2047700412","https://openalex.org/W2050352276","https://openalex.org/W2065682167","https://openalex.org/W2087185095","https://openalex.org/W2088853634","https://openalex.org/W2091665061","https://openalex.org/W2095273620","https://openalex.org/W2097024619","https://openalex.org/W2098179667","https://openalex.org/W2111743409","https://openalex.org/W2114004602","https://openalex.org/W2138536318","https://openalex.org/W2139426119","https://openalex.org/W2144995814","https://openalex.org/W2148745023","https://openalex.org/W2153636199","https://openalex.org/W2159318368","https://openalex.org/W2160947115","https://openalex.org/W2161534178","https://openalex.org/W2164012737","https://openalex.org/W2164282321","https://openalex.org/W2176438391","https://openalex.org/W2188924024","https://openalex.org/W2801295417","https://openalex.org/W4229689031","https://openalex.org/W6672566399","https://openalex.org/W6687312503"],"related_works":["https://openalex.org/W2107787823","https://openalex.org/W3016853352","https://openalex.org/W4313450379","https://openalex.org/W2088204361","https://openalex.org/W2184425600","https://openalex.org/W1992977284","https://openalex.org/W4285249677","https://openalex.org/W2988365722","https://openalex.org/W2185378761","https://openalex.org/W4390551902"],"abstract_inverted_index":{"Multichannel":[0],"neural":[1,49,194],"amplifiers":[2],"are":[3],"commonly":[4],"implemented":[5,83],"with":[6],"a":[7,47,131,158,164,181],"shared":[8],"reference":[9,66,127],"whose":[10],"input":[11,88,150],"impedance":[12,26,55],"is":[13,82,108],"several":[14],"times":[15],"lower":[16],"than":[17,100],"that":[18,52],"of":[19,38,79,153,169,177,180,189],"the":[20,30,39,65,76,80,119,124,187,190],"corresponding":[21],"signal":[22,68,125],"inputs.":[23,69],"This":[24,44],"huge":[25],"mismatch":[27,56,122],"significantly":[28],"degrades":[29],"total":[31],"common":[32,89],"mode":[33,90],"rejection":[34],"ratio":[35],"(TCMRR)":[36],"regardless":[37],"amplifier's":[40],"intrinsic":[41],"CMRR":[42],"(ICMRR).":[43],"study":[45],"reports":[46],"multichannel":[48],"amplifier":[50,138,191],"system":[51,139],"eliminates":[53],"this":[54,136],"problem":[57],"by":[58,117],"using":[59],"single-ended":[60],"CMOS-inverter-based":[61],"preamplifiers":[62,81],"for":[63],"both":[64],"and":[67,95,126,144,163,171],"A":[70],"common-mode":[71],"feedback":[72],"(CMFB)":[73],"loop":[74],"through":[75],"supply":[77],"rails":[78],"to":[84,92,98,114,157,192],"enhance":[85],"their":[86,96],"ac":[87],"range":[91],"220":[93],"mVpp":[94],"ICMRR":[97,107],"more":[99],"90":[101],"dB":[102,112],"at":[103,141],"low":[104],"frequencies.":[105],"The":[106],"maintained":[109],"above":[110],"80":[111],"up":[113],"1":[115,142],"kHz":[116],"minimizing":[118],"load":[120],"drive":[121],"between":[123],"preamplifiers.":[128],"Implemented":[129],"in":[130,196],"CMOS":[132],"65":[133],"nm":[134],"process,":[135],"16-channel":[137],"operates":[140],"V":[143],"consumes":[145],"118":[146],"\u03bcW.":[147],"It":[148],"has":[149],"referred":[151],"noise":[152,159],"4.13":[154],"\u03bcVrms,":[155],"leading":[156],"efficiency":[160,166],"factor":[161,167],"(NEF)":[162],"power":[165],"(PEF)":[168],"3.19":[170],"10.17,":[172],"respectively.":[173],"In":[174],"vivo":[175],"recordings":[176],"cortical":[178],"neurons":[179],"macaque":[182],"were":[183],"successfully":[184],"acquired,":[185],"demonstrating":[186],"ability":[188],"acquire":[193],"signals":[195],"an":[197],"unshielded":[198],"environment.":[199]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":15},{"year":2024,"cited_by_count":16},{"year":2023,"cited_by_count":14},{"year":2022,"cited_by_count":14},{"year":2021,"cited_by_count":18},{"year":2020,"cited_by_count":25},{"year":2019,"cited_by_count":13},{"year":2018,"cited_by_count":17},{"year":2017,"cited_by_count":8}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2016-06-24T00:00:00"}