{"id":"https://openalex.org/W2331507404","doi":"https://doi.org/10.1109/jssc.2015.2507786","title":"A High-Density Metal-Fuse Technology Featuring a 1.6 V Programmable Low-Voltage Bit Cell With Integrated 1 V Charge Pumps in 22 nm Tri-Gate CMOS","display_name":"A High-Density Metal-Fuse Technology Featuring a 1.6 V Programmable Low-Voltage Bit Cell With Integrated 1 V Charge Pumps in 22 nm Tri-Gate CMOS","publication_year":2016,"publication_date":"2016-02-01","ids":{"openalex":"https://openalex.org/W2331507404","doi":"https://doi.org/10.1109/jssc.2015.2507786","mag":"2331507404"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2015.2507786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2015.2507786","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040337147","display_name":"S. Kulkarni","orcid":"https://orcid.org/0000-0002-7562-5561"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sarvesh H. Kulkarni","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071255345","display_name":"Zhanping Chen","orcid":"https://orcid.org/0000-0002-2844-459X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhanping Chen","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107842898","display_name":"Balaji Srinivasan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Balaji Srinivasan","raw_affiliation_strings":["NVM Solutions Group, Intel Corporation, Folsom, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVM Solutions Group, Intel Corporation, Folsom, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022837715","display_name":"Brian Pedersen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Pedersen","raw_affiliation_strings":["Custom Foundry, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Custom Foundry, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103485789","display_name":"Uddalak Bhattacharya","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Uddalak Bhattacharya","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":null,"display_name":"Kevin Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Zhang","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5040337147"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.7437,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.74204037,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"51","issue":"4","first_page":"1003","last_page":"1008"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7743498086929321},{"id":"https://openalex.org/keywords/fuse","display_name":"Fuse (electrical)","score":0.6627256870269775},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.6007344722747803},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5147181153297424},{"id":"https://openalex.org/keywords/fusible-alloy","display_name":"Fusible alloy","score":0.49056476354599},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4461624324321747},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4141894578933716},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.35844364762306213},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.35263752937316895},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.334669291973114},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30301007628440857},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3003833293914795}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7743498086929321},{"id":"https://openalex.org/C141353440","wikidata":"https://www.wikidata.org/wiki/Q182221","display_name":"Fuse (electrical)","level":2,"score":0.6627256870269775},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.6007344722747803},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5147181153297424},{"id":"https://openalex.org/C133074676","wikidata":"https://www.wikidata.org/wiki/Q428729","display_name":"Fusible alloy","level":2,"score":0.49056476354599},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4461624324321747},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4141894578933716},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.35844364762306213},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.35263752937316895},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.334669291973114},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30301007628440857},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3003833293914795},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2015.2507786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2015.2507786","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1589908855","https://openalex.org/W2001894083","https://openalex.org/W2030582683","https://openalex.org/W2072607061","https://openalex.org/W2096142955","https://openalex.org/W2099649318","https://openalex.org/W2156547464","https://openalex.org/W2162517322","https://openalex.org/W2543553088","https://openalex.org/W4231449504","https://openalex.org/W6635099531","https://openalex.org/W6650975361","https://openalex.org/W6658362697","https://openalex.org/W6668441287","https://openalex.org/W6683806362"],"related_works":["https://openalex.org/W2376059029","https://openalex.org/W3144731838","https://openalex.org/W2389761344","https://openalex.org/W2521594690","https://openalex.org/W2015308182","https://openalex.org/W2008555535","https://openalex.org/W2160300684","https://openalex.org/W2501578203","https://openalex.org/W2113108952","https://openalex.org/W2086009310"],"abstract_inverted_index":{"The":[0,14,47],"first":[1],"metal-fuse":[2],"technology":[3,11,16,52],"in":[4,18,84],"22":[5],"nm":[6],"tri-gate":[7],"high-k":[8],"metal-gate":[9],"CMOS":[10],"is":[12,82],"presented.":[13],"memory":[15],"offerings":[17],"high-volume":[19],"manufacturing":[20],"include":[21],"a":[22,33,77],"2.05":[23],"\u03bcm":[24,35],"<sup":[25,36],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[26,37],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[27,38],"2.2":[28],"V":[29,40,79],"programmable":[30,41],"high-density":[31],"and":[32],"16.4":[34],"1.6":[39],"low-voltage":[42],"(LV)":[43],"1T1R":[44],"bit":[45],"cell.":[46],"LV":[48],"operability":[49],"of":[50],"the":[51,54],"allows":[53],"fuse":[55],"arrays":[56],"to":[57],"be":[58],"coupled":[59],"with":[60,87],"power":[61],"delivery":[62],"circuits":[63],"operating":[64,75],"at":[65],"standard":[66],"logic":[67],"voltage":[68,73,80],"levels.":[69],"A":[70],"charge":[71],"pump":[72],"doubler":[74],"on":[76],"1":[78],"rail":[81],"demonstrated":[83],"this":[85],"paper":[86],"healthy":[88],"fusing":[89],"yield.":[90]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2016-06-24T00:00:00"}