{"id":"https://openalex.org/W2286453822","doi":"https://doi.org/10.1109/jssc.2015.2493167","title":"A 6 b 5 GS/s 4 Interleaved 3 b/Cycle SAR ADC","display_name":"A 6 b 5 GS/s 4 Interleaved 3 b/Cycle SAR ADC","publication_year":2015,"publication_date":"2015-11-13","ids":{"openalex":"https://openalex.org/W2286453822","doi":"https://doi.org/10.1109/jssc.2015.2493167","mag":"2286453822"},"language":"fr","primary_location":{"id":"doi:10.1109/jssc.2015.2493167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2015.2493167","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035229843","display_name":"Chi\u2010Hang Chan","orcid":"https://orcid.org/0000-0002-7635-1101"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":true,"raw_author_name":"Chi-Hang Chan","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071933088","display_name":"Yan Zhu","orcid":"https://orcid.org/0000-0002-8298-3244"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Yan Zhu","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073702117","display_name":"Sai\u2010Weng Sin","orcid":"https://orcid.org/0000-0001-9346-8291"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Sai-Weng Sin","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041812118","display_name":"Seng-Pan Ben U","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Seng-Pan Ben U","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Rui Paulo Martins","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5035229843"],"corresponding_institution_ids":["https://openalex.org/I204512498"],"apc_list":null,"apc_paid":null,"fwci":1.5932,"has_fulltext":false,"cited_by_count":43,"citation_normalized_percentile":{"value":0.82912603,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"51","issue":"2","first_page":"365","last_page":"377"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.6834640502929688},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.6198187470436096},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5931373238563538},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5837672352790833},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4837798774242401},{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.46378812193870544},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44637829065322876},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.42358097434043884},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32716867327690125},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2411920130252838},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22129300236701965},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18735983967781067}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.6834640502929688},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.6198187470436096},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5931373238563538},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5837672352790833},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4837798774242401},{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.46378812193870544},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44637829065322876},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.42358097434043884},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32716867327690125},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2411920130252838},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22129300236701965},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18735983967781067}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2015.2493167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2015.2493167","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1968445722","https://openalex.org/W1979509961","https://openalex.org/W2003916130","https://openalex.org/W2009967077","https://openalex.org/W2015794844","https://openalex.org/W2020287356","https://openalex.org/W2028400820","https://openalex.org/W2028470944","https://openalex.org/W2057996228","https://openalex.org/W2096746219","https://openalex.org/W2103391022","https://openalex.org/W2113142084","https://openalex.org/W2125366431","https://openalex.org/W2135631192","https://openalex.org/W2137774000","https://openalex.org/W2145725267","https://openalex.org/W2155589054","https://openalex.org/W2164251692","https://openalex.org/W2167067352","https://openalex.org/W2172926792","https://openalex.org/W3136483495","https://openalex.org/W6651689802","https://openalex.org/W6655768035","https://openalex.org/W6657640337","https://openalex.org/W6657708411","https://openalex.org/W6675369220","https://openalex.org/W6678636144","https://openalex.org/W6684861039"],"related_works":["https://openalex.org/W3028366910","https://openalex.org/W2340159482","https://openalex.org/W2297502789","https://openalex.org/W2809902876","https://openalex.org/W2904640696","https://openalex.org/W2147238716","https://openalex.org/W2054018984","https://openalex.org/W2108842766","https://openalex.org/W3161232211","https://openalex.org/W955403257"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,24,50,112,152,172,191,203],"<inline-formula":[4],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[5],"xmlns:xlink=\"http://www.w3.org/1999/xlink\"><tex-math":[6],"notation=\"LaTeX\">$4":[7],"\\times":[8],"$</tex-math></inline-formula>":[9],"time-interleaved":[10],"6-bit":[11],"5":[12,169],"GS/s":[13,170],"3":[14,25],"b/cycle":[15,26],"SAR":[16],"analog-to-digital":[17],"converter":[18],"(ADC).":[19],"Hardware":[20],"overhead":[21],"induced":[22],"by":[23,30,83],"architecture":[27],"is":[28,40,72,91,104,116,148],"eased":[29],"an":[31],"interpolation":[32],"technique":[33,115],"where":[34],"around":[35],"1/3":[36],"of":[37,101,176,206],"the":[38,59,63,79,85,89,95,102,120,124,135,146,159,165],"hardware":[39,64],"saved.":[41],"In":[42],"addition,":[43],"complicated":[44],"switching":[45,55],"controls":[46],"are":[47],"simplified":[48],"with":[49,151,171],"proposed":[51],"fractional":[52],"DAC":[53,96,136],"array":[54],"scheme,":[56],"thus":[57],"reducing":[58],"design":[60],"complexity":[61],"and":[62,94,111,195],"burden.":[65],"A":[66],"boundary":[67],"detection":[68],"code":[69],"overriding":[70],"(BDCO)":[71],"introduced":[73],"to":[74,118,132],"reduce":[75],"error":[76,81],"probability":[77],"at":[78,92,97,158,179,199],"large":[80],"magnitude,":[82],"utilizing":[84],"extended":[86],"time":[87],"when":[88],"comparator":[90],"reset":[93],"settling.":[98],"The":[99,126],"floorplan":[100],"front-end":[103],"optimized":[105],"for":[106,134],"important":[107],"interleaving":[108],"clock":[109],"distributions,":[110],"master-clock-control":[113],"bootstrapped-switch":[114],"adopted":[117],"suppress":[119],"timing-skew":[121],"effect":[122],"among":[123],"channels.":[125],"unit":[127],"capacitor":[128],"has":[129],"been":[130],"designed":[131],"suit":[133],"structure":[137],"which":[138,201],"allows":[139],"top-plate":[140],"sharing":[141],"in":[142,183],"both":[143],"directions,":[144],"plus,":[145],"offset":[147],"calibrated":[149],"on-chip":[150],"clocking":[153],"variable":[154],"biasing":[155],"transistor":[156],"pair":[157],"latch.":[160],"Measurement":[161],"results":[162],"show":[163],"that":[164],"prototype":[166],"can":[167],"achieve":[168],"total":[173],"power":[174],"consumption":[175],"5.5":[177],"mW":[178],"1":[180],"V":[181],"supply":[182],"65":[184],"nm":[185],"CMOS":[186],"technology.":[187],"Besides,":[188],"it":[189],"exhibits":[190],"30.76":[192],"dB":[193,197],"SNDR":[194],"43.12":[196],"SFDR":[198],"Nyquist,":[200],"yields":[202],"Walden":[204],"FoM":[205],"39":[207],"fJ/conversion-step.":[208]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}