{"id":"https://openalex.org/W2213707329","doi":"https://doi.org/10.1109/jssc.2015.2463083","title":"A 409 GOPS/W Adaptive and Resilient Domino Register File in 22 nm Tri-Gate CMOS Featuring In-Situ Timing Margin and Error Detection for Tolerance to Within-Die Variation, Voltage Droop, Temperature and Aging","display_name":"A 409 GOPS/W Adaptive and Resilient Domino Register File in 22 nm Tri-Gate CMOS Featuring In-Situ Timing Margin and Error Detection for Tolerance to Within-Die Variation, Voltage Droop, Temperature and Aging","publication_year":2015,"publication_date":"2015-09-23","ids":{"openalex":"https://openalex.org/W2213707329","doi":"https://doi.org/10.1109/jssc.2015.2463083","mag":"2213707329"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2015.2463083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2015.2463083","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003048953","display_name":"Jaydeep P. Kulkarni","orcid":"https://orcid.org/0000-0002-0258-6776"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jaydeep P. Kulkarni","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112838079","display_name":"Carlos Tokunaga","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carlos Tokunaga","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043332479","display_name":"Paolo Aseron","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paolo A. Aseron","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101741134","display_name":"Trang Thi Thu Nguyen","orcid":"https://orcid.org/0009-0006-6278-9395"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Trang Nguyen","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085682261","display_name":"Charles Augustine","orcid":"https://orcid.org/0000-0001-8892-6286"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles Augustine","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James W. Tschanz","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5003048953"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.1837,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.82004256,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"51","issue":"1","first_page":"117","last_page":"129"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.7347515821456909},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6477190256118774},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.5663071274757385},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5623708367347717},{"id":"https://openalex.org/keywords/voltage-droop","display_name":"Voltage droop","score":0.5118643641471863},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4658414125442505},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.44188162684440613},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.44155800342559814},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.41022273898124695},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37644335627555847},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3633483648300171},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3435245156288147},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.30780142545700073},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17631176114082336},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13687977194786072},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.1305205225944519},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10847201943397522},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08617272973060608}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.7347515821456909},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6477190256118774},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.5663071274757385},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5623708367347717},{"id":"https://openalex.org/C40760162","wikidata":"https://www.wikidata.org/wiki/Q10920295","display_name":"Voltage droop","level":4,"score":0.5118643641471863},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4658414125442505},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.44188162684440613},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.44155800342559814},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.41022273898124695},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37644335627555847},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3633483648300171},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3435245156288147},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30780142545700073},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17631176114082336},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13687977194786072},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.1305205225944519},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10847201943397522},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08617272973060608},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2015.2463083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2015.2463083","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1911029421","https://openalex.org/W2015917466","https://openalex.org/W2038509324","https://openalex.org/W2061221729","https://openalex.org/W2072607061","https://openalex.org/W2079706534","https://openalex.org/W2096035326","https://openalex.org/W2104677471","https://openalex.org/W2105551398","https://openalex.org/W2110283673","https://openalex.org/W2130720335","https://openalex.org/W2147521557","https://openalex.org/W2166176901","https://openalex.org/W2178284432","https://openalex.org/W4236432903","https://openalex.org/W6640006728","https://openalex.org/W6668441287","https://openalex.org/W6670518604"],"related_works":["https://openalex.org/W2523432015","https://openalex.org/W2765340260","https://openalex.org/W2153130273","https://openalex.org/W2076823813","https://openalex.org/W1589163333","https://openalex.org/W2143080380","https://openalex.org/W3008686614","https://openalex.org/W2060924671","https://openalex.org/W3180072344","https://openalex.org/W2064659619"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"adaptive":[4],"and":[5,15,37,47,53,66,88,103,147,169],"resilient":[6],"domino":[7,21,118],"register":[8],"file":[9],"design":[10],"featuring":[11],"in-situ":[12],"timing":[13,124],"margin":[14,80],"error":[16,45],"detection":[17,46],"for":[18,27,49,151],"the":[19,59,73,85,93,105,116,136],"performance-critical":[20],"read":[22,86,106,119],"path.":[23],"Voltage/frequency":[24],"is":[25,42,81],"adapted":[26],"slow-changing":[28],"variations":[29],"such":[30],"as":[31],"low-frequency":[32],"supply":[33],"noise,":[34],"temperature":[35],"fluctuation,":[36],"aging-induced":[38],"degradation.":[39],"Dynamic":[40],"adaptation":[41],"combined":[43],"with":[44,174],"recovery":[48],"fast":[50],"voltage":[51],"droops":[52],"random":[54],"data":[55],"access":[56],"patterns":[57],"in":[58,115],"presence":[60],"of":[61,179],"within-die":[62],"process":[63],"variations.":[64],"Throughput":[65],"energy":[67,171,177],"efficiency":[68,172,178],"gains":[69],"are":[70,99,121],"higher":[71],"than":[72],"replica/canary":[74],"based":[75],"critical":[76],"path":[77,120],"approach.":[78],"Timing":[79,97],"tracked":[82],"by":[83,101],"double-sampling":[84,102],"output":[87,107],"its":[89],"delayed":[90],"version":[91],"at":[92],"same":[94],"clock":[95,110],"edge.":[96],"errors":[98,114,125],"detected":[100],"comparing":[104],"within":[108],"a":[109,127,152,160,175],"window.":[111],"The":[112,140,156],"sensing":[113],"precharge/evaluate":[117],"converted":[122],"into":[123],"using":[126],"conditional":[128],"delayed-bitline":[129],"precharge":[130,138],"technique":[131],"that":[132],"does":[133],"not":[134],"impact":[135],"subsequent":[137],"operation.":[139],"proposed":[141],"techniques":[142],"incur":[143],"6-13%":[144],"area":[145],"overhead":[146,150],"0.2-0.3%":[148],"power":[149],"4":[153],"Kb":[154],"sub-array.":[155],"measurement":[157],"results":[158],"from":[159],"22":[161],"nm":[162],"tri-gate":[163],"CMOS":[164],"testchip":[165],"demonstrate":[166],"21%":[167],"throughput":[168],"67%":[170],"improvement":[173],"peak":[176],"409":[180],"GOPS/W.":[181]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}