{"id":"https://openalex.org/W2198948050","doi":"https://doi.org/10.1109/jssc.2015.2461592","title":"A 0.6 V, 1.5 GHz 84 Mb SRAM in 14 nm FinFET CMOS Technology With Capacitive Charge-Sharing Write Assist Circuitry","display_name":"A 0.6 V, 1.5 GHz 84 Mb SRAM in 14 nm FinFET CMOS Technology With Capacitive Charge-Sharing Write Assist Circuitry","publication_year":2015,"publication_date":"2015-10-05","ids":{"openalex":"https://openalex.org/W2198948050","doi":"https://doi.org/10.1109/jssc.2015.2461592","mag":"2198948050"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2015.2461592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2015.2461592","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053857493","display_name":"Eric Karl","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Eric Karl","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007891380","display_name":"Zheng Guo","orcid":"https://orcid.org/0000-0001-8615-9749"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zheng Guo","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072797522","display_name":"James W. Conary","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Conary","raw_affiliation_strings":["Compiler Memory Organization, Intel Corp., Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Compiler Memory Organization, Intel Corp., Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048442921","display_name":"Jeffrey Miller","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeffrey Miller","raw_affiliation_strings":["Device Development Group, Platform Engineering Group, Intel Corp., Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Device Development Group, Platform Engineering Group, Intel Corp., Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036589180","display_name":"Yong-Gee Ng","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yong-Gee Ng","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050071437","display_name":"Satyanand Nalam","orcid":"https://orcid.org/0000-0002-6767-1752"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Satyanand Nalam","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100644921","display_name":"Daeyeon Kim","orcid":"https://orcid.org/0000-0002-5879-8313"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daeyeon Kim","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102812519","display_name":"John Keane","orcid":"https://orcid.org/0000-0002-9746-8990"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Keane","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100363482","display_name":"Xiaofei Wang","orcid":"https://orcid.org/0000-0003-2178-8661"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaofei Wang","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103485789","display_name":"Uddalak Bhattacharya","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Uddalak Bhattacharya","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":null,"display_name":"Kevin Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Zhang","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel Corp., Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5053857493"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":3.0109,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.91982983,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"51","issue":"1","first_page":"222","last_page":"229"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9069575667381287},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7609500288963318},{"id":"https://openalex.org/keywords/charge-sharing","display_name":"Charge sharing","score":0.6768785715103149},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.584932804107666},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.5660475492477417},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5155906081199646},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.508738100528717},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.506246030330658},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.5017490386962891},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.4799644947052002},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38365960121154785},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.31401973962783813},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2571674585342407}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9069575667381287},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7609500288963318},{"id":"https://openalex.org/C2781179661","wikidata":"https://www.wikidata.org/wiki/Q5074272","display_name":"Charge sharing","level":3,"score":0.6768785715103149},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.584932804107666},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.5660475492477417},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5155906081199646},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.508738100528717},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.506246030330658},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.5017490386962891},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.4799644947052002},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38365960121154785},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.31401973962783813},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2571674585342407},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2015.2461592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2015.2461592","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320309835","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1965287694","https://openalex.org/W1966797259","https://openalex.org/W1989004855","https://openalex.org/W1998798369","https://openalex.org/W2049520384","https://openalex.org/W2071159343","https://openalex.org/W2073818373","https://openalex.org/W2081490067","https://openalex.org/W2096288219","https://openalex.org/W2098678283","https://openalex.org/W2132010492","https://openalex.org/W2132357267","https://openalex.org/W2148301792","https://openalex.org/W2162517322","https://openalex.org/W2171922263","https://openalex.org/W2788433071","https://openalex.org/W3148792909","https://openalex.org/W4244763807","https://openalex.org/W4376999389","https://openalex.org/W6641439908","https://openalex.org/W6674702941","https://openalex.org/W6681999089","https://openalex.org/W6683806362"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W1970914845","https://openalex.org/W2139774918","https://openalex.org/W3122096049","https://openalex.org/W1561253851","https://openalex.org/W1574099508","https://openalex.org/W2769777724","https://openalex.org/W1992038356","https://openalex.org/W3188489983","https://openalex.org/W2545844821"],"abstract_inverted_index":{"A":[0,77],"0.6-1.1":[1],"V,":[2,70],"84":[3],"Mb":[4],"pipelined":[5],"SRAM":[6,28,36],"array":[7,19,46,65],"design":[8,47],"implemented":[9],"in":[10,90,111,118],"14":[11],"nm":[12,123],"FinFET":[13],"CMOS":[14],"technology":[15],"is":[16],"presented.":[17],"Two":[18],"architectures":[20],"featuring":[21],"a":[22,31,87,115,121],"high-density":[23,45],"0.0500":[24],"\u03bcm":[25,33],"2":[26,34,57],"6T":[27,35],"bitcell":[29,37],"and":[30,104,114],"0.0588":[32],"targeting":[38],"low":[39,62],"voltage":[40,63,81],"operation":[41],"are":[42],"detailed.":[43],"The":[44],"reaches":[48],"2.7":[49],"GHz":[50,72],"at":[51,68],"1.1":[52],"V":[53,112],"with":[54],"14.5":[55],"Mb/mm":[56],"bit":[58],"density,":[59],"while":[60],"the":[61],"optimized":[64],"can":[66],"operate":[67],"0.6":[69],"1.5":[71],"under":[73],"typical":[74],"process":[75],"conditions.":[76],"capacitive":[78],"charge-share":[79],"transient":[80],"collapse":[82],"write-assist":[83],"circuit":[84],"(CS-TVC)":[85],"enables":[86],"24%":[88],"reduction":[89,110],"write":[91],"energy":[92],"compared":[93],"to":[94],"previous":[95],"techniques":[96],"by":[97],"eliminating":[98],"bias":[99],"currents":[100],"during":[101],"operation.":[102],"Technology":[103],"assist":[105],"co-optimization":[106],"enable":[107],"50":[108],"mV":[109],"MIN":[113],"1.81\u00d7":[116],"increase":[117],"density":[119],"over":[120],"22":[122],"design.":[124]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2016-06-24T00:00:00"}