{"id":"https://openalex.org/W2217616241","doi":"https://doi.org/10.1109/jssc.2015.2457920","title":"Enabling Wide Autonomous DVFS in a 22 nm Graphics Execution Core Using a Digitally Controlled Fully Integrated Voltage Regulator","display_name":"Enabling Wide Autonomous DVFS in a 22 nm Graphics Execution Core Using a Digitally Controlled Fully Integrated Voltage Regulator","publication_year":2015,"publication_date":"2015-08-13","ids":{"openalex":"https://openalex.org/W2217616241","doi":"https://doi.org/10.1109/jssc.2015.2457920","mag":"2217616241"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2015.2457920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2015.2457920","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025226668","display_name":"Stephen T. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stephen T. Kim","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101729291","display_name":"Yi-Chun Shih","orcid":"https://orcid.org/0000-0003-1511-2366"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yi-Chun Shih","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064654788","display_name":"Kaushik Mazumdar","orcid":"https://orcid.org/0000-0002-4800-855X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Mazumdar","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111558720","display_name":"Rinkle Jain","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rinkle Jain","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084277107","display_name":"Joseph F. Ryan","orcid":"https://orcid.org/0000-0001-5478-0522"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph F. Ryan","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112838079","display_name":"Carlos Tokunaga","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carlos Tokunaga","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085682261","display_name":"Charles Augustine","orcid":"https://orcid.org/0000-0001-8892-6286"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles Augustine","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003048953","display_name":"Jaydeep P. Kulkarni","orcid":"https://orcid.org/0000-0002-0258-6776"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaydeep P. Kulkarni","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061932619","display_name":"Krishnan Ravichandran","orcid":"https://orcid.org/0000-0003-2271-4314"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnan Ravichandran","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James W. Tschanz","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036997390","display_name":"Muhammad Khellah","orcid":"https://orcid.org/0000-0001-9651-5639"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhammad M. Khellah","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5025226668"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":3.8112,"has_fulltext":false,"cited_by_count":73,"citation_normalized_percentile":{"value":0.9339245,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"51","issue":"1","first_page":"18","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/header","display_name":"Header","score":0.7258384227752686},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.6200196146965027},{"id":"https://openalex.org/keywords/voltage-droop","display_name":"Voltage droop","score":0.535758376121521},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5238549709320068},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.48495224118232727},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4575137495994568},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4554767608642578},{"id":"https://openalex.org/keywords/cpu-core-voltage","display_name":"CPU core voltage","score":0.4458673894405365},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.421176552772522},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36250120401382446},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3283369839191437},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31187963485717773},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3071574866771698},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15454676747322083},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11528527736663818}],"concepts":[{"id":"https://openalex.org/C48105269","wikidata":"https://www.wikidata.org/wiki/Q1141160","display_name":"Header","level":2,"score":0.7258384227752686},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.6200196146965027},{"id":"https://openalex.org/C40760162","wikidata":"https://www.wikidata.org/wiki/Q10920295","display_name":"Voltage droop","level":4,"score":0.535758376121521},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5238549709320068},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.48495224118232727},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4575137495994568},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4554767608642578},{"id":"https://openalex.org/C55038917","wikidata":"https://www.wikidata.org/wiki/Q453979","display_name":"CPU core voltage","level":5,"score":0.4458673894405365},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.421176552772522},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36250120401382446},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3283369839191437},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31187963485717773},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3071574866771698},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15454676747322083},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11528527736663818}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2015.2457920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2015.2457920","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1971575710","https://openalex.org/W1979318985","https://openalex.org/W1990884219","https://openalex.org/W1992459337","https://openalex.org/W2001442398","https://openalex.org/W2009198262","https://openalex.org/W2015674476","https://openalex.org/W2015917466","https://openalex.org/W2024874287","https://openalex.org/W2030049410","https://openalex.org/W2031283182","https://openalex.org/W2035713928","https://openalex.org/W2042255220","https://openalex.org/W2050248134","https://openalex.org/W2054989520","https://openalex.org/W2057259184","https://openalex.org/W2079706534","https://openalex.org/W2086284897","https://openalex.org/W2101987266","https://openalex.org/W2115664328","https://openalex.org/W2129879525","https://openalex.org/W2167017502","https://openalex.org/W4285719527","https://openalex.org/W6636033359","https://openalex.org/W6656714244","https://openalex.org/W6660970044","https://openalex.org/W6662895929","https://openalex.org/W6670518604"],"related_works":["https://openalex.org/W1982997428","https://openalex.org/W2044172536","https://openalex.org/W3185987145","https://openalex.org/W2371498377","https://openalex.org/W2532190694","https://openalex.org/W2101688915","https://openalex.org/W4296087773","https://openalex.org/W2081840904","https://openalex.org/W4375952644","https://openalex.org/W2126464561"],"abstract_inverted_index":{"A":[0],"digitally-controlled":[1],"fully":[2],"integrated":[3],"voltage":[4,38,52,70,112],"regulator":[5,39],"(IVR)":[6],"enables":[7],"wide":[8],"autonomous":[9],"DVFS":[10],"in":[11,42,103,106],"a":[12,27,58,82,84],"22":[13],"nm":[14],"graphics":[15,86],"execution":[16,87],"core.":[17],"Part":[18],"of":[19,120,127],"the":[20,45,62,93,107,110,121,128,134,143],"original":[21,46,135],"power":[22,29,136],"header":[23],"is":[24,89,125],"converted":[25],"into":[26],"hybrid":[28,95,123],"stage":[30],"to":[31,44,68,72,131],"support":[32,73],"digital":[33],"low-dropout":[34],"(DLDO),":[35],"and":[36,48,65,100,109],"switched-capacitor":[37],"(SCVR)":[40],"modes,":[41,114],"addition":[43],"bypass":[47],"sleep":[49],"modes.":[50],"Using":[51],"sensing,":[53],"tunable":[54],"replica":[55],"circuit,":[56],"or":[57],"core":[59,88,104,129,149],"warning":[60],"signal,":[61],"IVR":[63,96,124],"detects":[64],"quickly":[66],"responds":[67],"fast":[69,74],"droops":[71],"dynamic":[75],"workload":[76],"changes":[77],"without":[78],"performance":[79],"degradation.":[80],"In":[81],"prototype,":[83],"3D":[85],"powered":[90],"up":[91],"by":[92],"proposed":[94,122],"demonstrating":[97],"measured":[98],"26%":[99],"82%":[101],"reduction":[102],"energy":[105],"turbo":[108],"near-threshold":[111],"(NTV)":[113],"respectively.":[115],"The":[116],"total":[117],"area":[118],"overhead":[119],"4%":[126],"compared":[130],"2%":[132],"from":[133],"header.":[137],"Our":[138],"digitally":[139],"assisted":[140],"control":[141],"for":[142],"droop":[144],"response":[145],"shows":[146],"~":[147],"75%":[148],"frequency":[150],"improvement":[151],"at":[152],"0.84":[153],"V.":[154]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":13},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":11},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":5}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2016-06-24T00:00:00"}