{"id":"https://openalex.org/W1602211052","doi":"https://doi.org/10.1109/jssc.2015.2413952","title":"Conductance Modulation Techniques in Switched-Capacitor DC-DC Converter for Maximum-Efficiency Tracking and Ripple Mitigation in 22 nm Tri-Gate CMOS","display_name":"Conductance Modulation Techniques in Switched-Capacitor DC-DC Converter for Maximum-Efficiency Tracking and Ripple Mitigation in 22 nm Tri-Gate CMOS","publication_year":2015,"publication_date":"2015-07-20","ids":{"openalex":"https://openalex.org/W1602211052","doi":"https://doi.org/10.1109/jssc.2015.2413952","mag":"1602211052"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2015.2413952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2015.2413952","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111558720","display_name":"Rinkle Jain","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rinkle Jain","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025226668","display_name":"Stephen T. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen T. Kim","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018279997","display_name":"Vaibhav Vaidya","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vaibhav Vaidya","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061932619","display_name":"Krishnan Ravichandran","orcid":"https://orcid.org/0000-0003-2271-4314"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnan Ravichandran","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James W. Tschanz","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5111558720"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.5782,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.84613431,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"50","issue":"8","first_page":"1809","last_page":"1819"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.7787811160087585},{"id":"https://openalex.org/keywords/ripple","display_name":"Ripple","score":0.7298750877380371},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.587833821773529},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5695791244506836},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5557653307914734},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.5468827486038208},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5088546276092529},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.49258309602737427},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49101829528808594},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.437549352645874},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.404415100812912},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3005272448062897}],"concepts":[{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.7787811160087585},{"id":"https://openalex.org/C2779599953","wikidata":"https://www.wikidata.org/wiki/Q1776117","display_name":"Ripple","level":3,"score":0.7298750877380371},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.587833821773529},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5695791244506836},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5557653307914734},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.5468827486038208},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5088546276092529},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.49258309602737427},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49101829528808594},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.437549352645874},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.404415100812912},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3005272448062897}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2015.2413952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2015.2413952","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1668910163","https://openalex.org/W1971634392","https://openalex.org/W1979318985","https://openalex.org/W1990884219","https://openalex.org/W2042556400","https://openalex.org/W2050248134","https://openalex.org/W2072607061","https://openalex.org/W2074673873","https://openalex.org/W2097324958","https://openalex.org/W2101987266","https://openalex.org/W2121024086","https://openalex.org/W2121623496","https://openalex.org/W2127644813","https://openalex.org/W2130496647","https://openalex.org/W2158552598","https://openalex.org/W2162517322","https://openalex.org/W6637350122","https://openalex.org/W6662895929"],"related_works":["https://openalex.org/W1655266410","https://openalex.org/W2389051085","https://openalex.org/W1901012776","https://openalex.org/W2463883322","https://openalex.org/W2330343234","https://openalex.org/W2814468324","https://openalex.org/W2229382548","https://openalex.org/W2166626446","https://openalex.org/W2127678206","https://openalex.org/W2124313625"],"abstract_inverted_index":{"Switch":[0],"conductance":[1],"modulation":[2],"techniques":[3],"are":[4,88],"demonstrated":[5],"in":[6,17,79,117],"a":[7,39,48,63],"fully":[8],"integrated":[9],"multi-ratio":[10],"switched-capacitor":[11],"voltage":[12,93],"regulator":[13],"with":[14,22],"hysteretic":[15],"control,":[16],"22":[18],"nm":[19],"tri-gate":[20],"CMOS":[21],"high-density":[23],"MIM":[24],"capacitor.":[25],"We":[26],"present":[27],"(i)":[28],"an":[29],"adaptive":[30],"switch-size":[31],"scaling":[32],"scheme":[33],"for":[34],"maximum":[35],"efficiency":[36,121],"tracking":[37],"across":[38,56],"wide":[40],"range":[41],"of":[42,74,100,115],"voltages":[43],"and":[44,59,94,111,123],"currents,":[45],"governed":[46],"by":[47],"frequency-based":[49],"control":[50],"law":[51],"that":[52,69],"is":[53,103],"experimentally":[54],"validated":[55],"multiple":[57],"dies":[58],"temperatures":[60],"and,":[61],"(ii)":[62],"simple":[64],"active":[65],"ripple":[66,99],"mitigation":[67],"technique":[68],"modulates":[70],"the":[71],"gate":[72],"drive":[73],"select":[75],"MOSFET":[76],"switches":[77],"effectively":[78],"all":[80],"conversion":[81],"modes.":[82],"Efficiency":[83],"improvements":[84],"up":[85],"to":[86],"15%":[87],"measured":[89],"under":[90],"low":[91],"output":[92,98],"load":[95],"conditions.":[96],"Load-independent":[97],"<;50":[101],"mV":[102],"achieved,":[104],"enabling":[105],"reduced":[106],"interleaving.":[107],"Test":[108],"chip":[109],"implementations":[110],"measurements":[112],"demonstrate":[113],"ease":[114],"integration":[116],"SoC":[118],"designs,":[119],"power":[120],"benefits":[122],"EMI/RFI":[124],"improvements.":[125]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}