{"id":"https://openalex.org/W2082974756","doi":"https://doi.org/10.1109/jssc.2014.2372034","title":"A Multi-Granularity FPGA With Hierarchical Interconnects for Efficient and Flexible Mobile Computing","display_name":"A Multi-Granularity FPGA With Hierarchical Interconnects for Efficient and Flexible Mobile Computing","publication_year":2014,"publication_date":"2014-12-11","ids":{"openalex":"https://openalex.org/W2082974756","doi":"https://doi.org/10.1109/jssc.2014.2372034","mag":"2082974756"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2014.2372034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2372034","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011599306","display_name":"Fang-Li Yuan","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fang-Li Yuan","raw_affiliation_strings":["Flex Logix Technologies, Inc, Mountain View, CA","University of California, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Flex Logix Technologies, Inc, Mountain View, CA","institution_ids":[]},{"raw_affiliation_string":"University of California, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038798560","display_name":"Cheng C. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng C. Wang","raw_affiliation_strings":["Flex Logix Technologies, Inc, Mountain View, CA","University of California, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Flex Logix Technologies, Inc, Mountain View, CA","institution_ids":[]},{"raw_affiliation_string":"University of California, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102147128","display_name":"Tsung-Han Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]},{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tsung-Han Yu","raw_affiliation_strings":["Qualcomm, Irvine, CA","University of California, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm, Irvine, CA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"University of California, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003700236","display_name":"Dejan Markovi\u0107","orcid":"https://orcid.org/0000-0002-6744-7531"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dejan Markovic","raw_affiliation_strings":["Flex Logix Technologies, Inc, Mountain View, CA","University of California, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Flex Logix Technologies, Inc, Mountain View, CA","institution_ids":[]},{"raw_affiliation_string":"University of California, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0909,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.88169557,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"50","issue":"1","first_page":"137","last_page":"149"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6979876160621643},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6484813690185547},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6091179847717285},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.5960853099822998},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5807031393051147},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5418568253517151},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5393447875976562},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5012776851654053},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.45134609937667847},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4451681673526764},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4000208377838135},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39312925934791565},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.16139909625053406},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1231904923915863},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10668748617172241},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08587199449539185}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6979876160621643},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6484813690185547},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6091179847717285},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.5960853099822998},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5807031393051147},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5418568253517151},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5393447875976562},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5012776851654053},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.45134609937667847},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4451681673526764},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4000208377838135},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39312925934791565},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.16139909625053406},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1231904923915863},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10668748617172241},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08587199449539185},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2014.2372034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2372034","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":51,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1583136220","https://openalex.org/W1599079101","https://openalex.org/W1820806895","https://openalex.org/W1966573088","https://openalex.org/W1970296212","https://openalex.org/W1972887087","https://openalex.org/W1977850862","https://openalex.org/W1988418893","https://openalex.org/W2003313945","https://openalex.org/W2015912445","https://openalex.org/W2036779190","https://openalex.org/W2042639208","https://openalex.org/W2043815169","https://openalex.org/W2044548351","https://openalex.org/W2047642791","https://openalex.org/W2065449430","https://openalex.org/W2068028029","https://openalex.org/W2078576700","https://openalex.org/W2079583809","https://openalex.org/W2096313289","https://openalex.org/W2100209312","https://openalex.org/W2102519696","https://openalex.org/W2102975076","https://openalex.org/W2104033302","https://openalex.org/W2105281355","https://openalex.org/W2107440355","https://openalex.org/W2110914625","https://openalex.org/W2115611348","https://openalex.org/W2117563501","https://openalex.org/W2122066961","https://openalex.org/W2127575220","https://openalex.org/W2131585637","https://openalex.org/W2133215210","https://openalex.org/W2140495006","https://openalex.org/W2144895495","https://openalex.org/W2149090780","https://openalex.org/W2164515409","https://openalex.org/W2280063713","https://openalex.org/W2892967237","https://openalex.org/W2984685535","https://openalex.org/W3150544110","https://openalex.org/W3150756171","https://openalex.org/W3152435103","https://openalex.org/W6635135688","https://openalex.org/W6654430274","https://openalex.org/W6662364431","https://openalex.org/W6674802953","https://openalex.org/W6675437856","https://openalex.org/W6676495466","https://openalex.org/W6679584281"],"related_works":["https://openalex.org/W2931688134","https://openalex.org/W2377919138","https://openalex.org/W2378857091","https://openalex.org/W2999756192","https://openalex.org/W4256502920","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W2984236338"],"abstract_inverted_index":{"Following":[0],"the":[1,62,84,121,153],"rapid":[2],"expansion":[3],"of":[4,28,37,159],"mobile":[5,7,76],"computing,":[6],"system-on-a-chip":[8],"(SoC)":[9],"designs":[10],"have":[11],"off-loaded":[12],"most":[13],"compute-intensive":[14],"tasks":[15],"to":[16,19,104,145],"dedicated":[17,42],"accelerators":[18,29],"improve":[20],"energy":[21,154],"and":[22,58,66,94,98,108,138,142],"area":[23,127,137],"efficiency.":[24],"An":[25],"increasing":[26],"number":[27],"in":[30,34],"power-limited":[31],"SoCs":[32],"results":[33],"large":[35],"regions":[36],"\u201cdark":[38],"silicon.\u201d":[39],"Unlike":[40],"processors,":[41],"hardware":[43],"is":[44],"inflexible,":[45],"so":[46],"any":[47],"changes":[48],"would":[49],"require":[50],"a":[51,71,102,109,117,124],"chip":[52,85,122],"re-design,":[53],"which":[54],"significantly":[55],"impacts":[56],"cost":[57],"timeline.":[59],"To":[60],"address":[61],"need":[63],"for":[64,75,113,132],"efficiency":[65,155],"flexibility,":[67],"this":[68],"work":[69],"presents":[70],"multi-granularity":[72],"FPGA":[73],"suitable":[74],"computing.":[77],"Occupying":[78],"20.5":[79],"mm2in":[80],"40":[81],"nm":[82],"CMOS,":[83],"incorporates":[86],"fine-grained":[87],"configurable":[88],"logic":[89],"blocks,":[90],"medium-grained":[91],"DSP":[92,112],"processors":[93],"reconfigurable":[95],"block":[96],"RAMs,":[97],"two":[99],"coarse-grained":[100,151],"kernels:":[101],"64-":[103],"8192-point":[105],"FFT":[106],"processor":[107],"16-core":[110],"universal":[111],"software-defined":[114],"radios.":[115],"Using":[116],"mix-radix":[118],"hierarchical":[119],"interconnect,":[120],"achieves":[123],"3-4\u00d7":[125],"interconnect":[126],"reduction":[128],"over":[129],"commercial":[130],"FPGAs":[131],"comparable":[133],"connectivity,":[134],"reducing":[135],"overall":[136],"leakage":[139],"by":[140],"2-2.5\u00d7,":[141],"delivering":[143],"up":[144],"50%":[146],"lower":[147],"active":[148],"power.":[149],"With":[150],"kernels,":[152],"reaches":[156],"within":[157],"4-5\u00d7":[158],"ASIC":[160],"designs.":[161]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}