{"id":"https://openalex.org/W2079935982","doi":"https://doi.org/10.1109/jssc.2014.2368933","title":"A 22 nm 15-Core Enterprise Xeon\u00ae Processor Family","display_name":"A 22 nm 15-Core Enterprise Xeon\u00ae Processor Family","publication_year":2014,"publication_date":"2014-12-04","ids":{"openalex":"https://openalex.org/W2079935982","doi":"https://doi.org/10.1109/jssc.2014.2368933","mag":"2079935982"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2014.2368933","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2368933","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037919423","display_name":"Stefan Rusu","orcid":"https://orcid.org/0000-0002-3322-9173"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stefan Rusu","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032763051","display_name":"H. Muljono","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harry Muljono","raw_affiliation_strings":["Intel Corporation, Santa Clara","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066738995","display_name":"D. Ayers","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Ayers","raw_affiliation_strings":["Intel Corporation, Santa Clara","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036660816","display_name":"Simon Tam","orcid":"https://orcid.org/0000-0003-3918-7100"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Simon Tam","raw_affiliation_strings":["Intel Corporation, Santa Clara","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108049716","display_name":"Wei Chen","orcid":"https://orcid.org/0000-0002-9066-1448"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Chen","raw_affiliation_strings":["Intel Corporation, Santa Clara","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005578618","display_name":"Aaron D. Martin","orcid":"https://orcid.org/0000-0003-4123-5490"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aaron Martin","raw_affiliation_strings":["Intel Corporation, Santa Clara","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028164463","display_name":"Shenggao Li","orcid":"https://orcid.org/0000-0001-9296-1121"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shenggao Li","raw_affiliation_strings":["Intel Corporation, Santa Clara","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108618300","display_name":"Sujal Vora","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sujal Vora","raw_affiliation_strings":["Intel Corporation, Santa Clara","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024681582","display_name":"Raj Varada","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raj Varada","raw_affiliation_strings":["Intel Corporation, Santa Clara","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102956843","display_name":"Eddie Wang","orcid":"https://orcid.org/0000-0002-9814-0102"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eddie Wang","raw_affiliation_strings":["Intel Corporation, Santa Clara","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5037919423"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.5324,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.83147064,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"50","issue":"1","first_page":"35","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.7431820034980774},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6001210808753967},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.5557067394256592},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5440030694007874},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5186911821365356},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.43283113837242126},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3860026001930237},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3560307025909424},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23676586151123047}],"concepts":[{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.7431820034980774},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6001210808753967},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.5557067394256592},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5440030694007874},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5186911821365356},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.43283113837242126},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3860026001930237},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3560307025909424},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23676586151123047}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2014.2368933","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2368933","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1991991600","https://openalex.org/W1999903189","https://openalex.org/W2024874287","https://openalex.org/W2056639008","https://openalex.org/W2104196799","https://openalex.org/W2108488258","https://openalex.org/W2147823179","https://openalex.org/W2162517322","https://openalex.org/W6650237341","https://openalex.org/W6656714244","https://openalex.org/W6675779614","https://openalex.org/W6681647240","https://openalex.org/W6683806362"],"related_works":["https://openalex.org/W2981664121","https://openalex.org/W2936534257","https://openalex.org/W2887282140","https://openalex.org/W2526069705","https://openalex.org/W2108305411","https://openalex.org/W2741421049","https://openalex.org/W1980140364","https://openalex.org/W2024016913","https://openalex.org/W2295585735","https://openalex.org/W2887672844"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,12,20,56,91],"4.3B":[4],"transistors,":[5],"15-cores,":[6],"30-threads":[7],"enterprise":[8],"Xeon\u00ae":[9],"processor":[10],"with":[11],"37.5":[13],"MB":[14],"shared":[15],"L3":[16],"cache":[17,106],"implemented":[18],"in":[19],"22":[21],"nm":[22],"9M":[23],"Hi-K":[24],"metal":[25],"gate":[26],"tri-gate":[27],"process.":[28],"A":[29],"modular":[30],"floorplan":[31],"methodology":[32],"enables":[33],"easy":[34],"chops":[35],"to":[36,48,61],"10":[37],"and":[38,43,64,72,90,107,114],"6":[39],"cores.":[40],"Multiple":[41],"clock":[42,53],"voltage":[44],"domains":[45],"are":[46],"used":[47],"reduce":[49],"power":[50,63],"consumption.":[51],"The":[52,81,104],"distribution":[54],"uses":[55],"single":[57],"PLL":[58],"per":[59],"column":[60],"save":[62],"minimize":[65],"deskew":[66],"crossing":[67],"points.":[68],"Integrated":[69],"PCIe":[70],"Gen3":[71],"Quick":[73],"Path":[74],"Interconnect\u00ae":[75],"(QPI)":[76],"ports":[77],"operate":[78],"at":[79,97],"8GT/s.":[80],"4-channel":[82],"memory":[83,93],"interface":[84,95],"supports":[85],"both":[86],"1866":[87],"MT/s":[88,99],"DDR3":[89],"new":[92],"buffer":[94],"running":[96],"2667":[98],"on":[100],"the":[101,120],"same":[102,121],"pins.":[103],"core,":[105],"I/O":[108],"recovery":[109],"techniques":[110],"improve":[111],"manufacturing":[112],"yields":[113],"enable":[115],"multiple":[116],"product":[117],"flavors":[118],"from":[119],"silicon":[122],"die.":[123]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-01-15T23:16:33.117629","created_date":"2025-10-10T00:00:00"}