{"id":"https://openalex.org/W2090732924","doi":"https://doi.org/10.1109/jssc.2014.2354048","title":"A 0.79 pJ/K-Gate, 83% Efficient Unified Core and Voltage Regulator Architecture for Sub/Near-Threshold Operation in 130 nm CMOS","display_name":"A 0.79 pJ/K-Gate, 83% Efficient Unified Core and Voltage Regulator Architecture for Sub/Near-Threshold Operation in 130 nm CMOS","publication_year":2014,"publication_date":"2014-09-17","ids":{"openalex":"https://openalex.org/W2090732924","doi":"https://doi.org/10.1109/jssc.2014.2354048","mag":"2090732924"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2014.2354048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2354048","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100369650","display_name":"Sai Zhang","orcid":"https://orcid.org/0000-0001-7682-1700"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sai Zhang","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076933801","display_name":"Jane Tu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jane S. Tu","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA","Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057014407","display_name":"Naresh R. Shanbhag","orcid":"https://orcid.org/0000-0002-4323-9164"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naresh R. Shanbhag","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025821826","display_name":"Philip T. Krein","orcid":"https://orcid.org/0000-0001-8048-6968"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Philip T. Krein","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100369650"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":0.92490435,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.80990219,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"49","issue":"11","first_page":"2644","last_page":"2657"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6272664666175842},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.5750262141227722},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5149803757667542},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.49852871894836426},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4693290591239929},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4365563690662384},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4345046579837799},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.4338221848011017},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4238664507865906},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42093104124069214},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.33246108889579773},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.32436662912368774},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.26045411825180054},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15798014402389526}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6272664666175842},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.5750262141227722},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5149803757667542},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.49852871894836426},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4693290591239929},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4365563690662384},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4345046579837799},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.4338221848011017},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4238664507865906},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42093104124069214},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.33246108889579773},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.32436662912368774},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.26045411825180054},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15798014402389526},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2014.2354048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2354048","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320331888","display_name":"Microelectronics Advanced Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1594272875","https://openalex.org/W1780970698","https://openalex.org/W1861309892","https://openalex.org/W1965539595","https://openalex.org/W1970457982","https://openalex.org/W1977705237","https://openalex.org/W1980246793","https://openalex.org/W2015917466","https://openalex.org/W2032851398","https://openalex.org/W2085966991","https://openalex.org/W2099786210","https://openalex.org/W2115664328","https://openalex.org/W2128748528","https://openalex.org/W2129500778","https://openalex.org/W2142248448","https://openalex.org/W2161380844","https://openalex.org/W2162071525","https://openalex.org/W2166804612","https://openalex.org/W6638060769"],"related_works":["https://openalex.org/W4384112194","https://openalex.org/W2783354812","https://openalex.org/W2103009189","https://openalex.org/W4312958259","https://openalex.org/W2349383066","https://openalex.org/W1969901537","https://openalex.org/W4328132048","https://openalex.org/W4308259661","https://openalex.org/W2376202349","https://openalex.org/W2969318460"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,13,18,50,61,66,107,126,152,167],"compute":[4],"voltage":[5,31,141],"regulator":[6],"module":[7],"(C-VRM),":[8],"an":[9,86,130,139],"architecture":[10],"that":[11,106],"embeds":[12],"information":[14],"processing":[15],"subsystem":[16,21],"into":[17],"energy":[19,42,62,84,116,168],"delivery":[20],"for":[22,49],"ultra-low":[23],"power":[24],"(ULP)":[25],"platforms.":[26],"The":[27],"C-VRM":[28,51,67,79,108],"employs":[29],"multiple":[30],"domain":[32],"stacking":[33],"and":[34,54,80,129,157],"core":[35,92],"swapping":[36],"to":[37,59,85,111,125,136,146],"achieve":[38],"high":[39],"total":[40],"system":[41,57,163],"efficiency":[43,63,131],"in":[44,56,95,114],"near/sub-threshold":[45],"region.":[46],"Energy":[47],"models":[48],"are":[52],"derived,":[53],"employed":[55],"simulations":[58,164],"compare":[60],"benefits":[64],"of":[65,143,151],"over":[68,138],"a":[69,78,81,96],"switched":[70],"capacitor":[71],"VRM":[72],"(SC-VRM).":[73],"A":[74],"prototype":[75],"IC":[76],"incorporating":[77],"SC-VRM":[82,127],"supplying":[83],"8-tap":[87],"fully":[88],"folded":[89],"FIR":[90],"filter":[91],"is":[93],"implemented":[94],"1.2":[97],"V,":[98],"130":[99],"nm":[100],"CMOS":[101],"process.":[102],"Measured":[103,149],"results":[104],"indicate":[105],"has":[109],"up":[110],"44.8%":[112],"savings":[113],"system-level":[115],"per":[117],"operation":[118],"(E":[119],"<sub":[120,154],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[121,155],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">op</sub>":[122,156],")":[123],"compared":[124],"system,":[128],"\u03b7":[132,158],"ranging":[133],"from":[134],"79%":[135],"83%":[137],"output":[140],"range":[142],"0.52":[144],"V":[145],"0.6":[147],"V.":[148],"values":[150],"E":[153],"match":[159],"those":[160],"predicted":[161],"by":[162],"thereby":[165],"validating":[166],"models.":[169]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}