{"id":"https://openalex.org/W2100748497","doi":"https://doi.org/10.1109/jssc.2014.2317780","title":"Design and Analysis of a High-Efficiency High-Voltage Class-D Power Output Stage","display_name":"Design and Analysis of a High-Efficiency High-Voltage Class-D Power Output Stage","publication_year":2014,"publication_date":"2014-04-30","ids":{"openalex":"https://openalex.org/W2100748497","doi":"https://doi.org/10.1109/jssc.2014.2317780","mag":"2100748497"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2014.2317780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2317780","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ris.utwente.nl/ws/files/6865174/H._Ma_IEEE_JSSC_July_2014.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056371158","display_name":"Haifeng Ma","orcid":"https://orcid.org/0000-0002-4251-9375"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Haifeng Ma","raw_affiliation_strings":["IC Design group, University of Twente, Enschede, The Netherlands","IC Design group, CTIT Institute, University of Twente, Enschede, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"IC Design group, CTIT Institute, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060057637","display_name":"Ronan van der Zee","orcid":"https://orcid.org/0000-0002-2806-6525"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Ronan van der Zee","raw_affiliation_strings":["IC Design group, University of Twente, Enschede, The Netherlands","IC Design group, CTIT Institute, University of Twente, Enschede, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"IC Design group, CTIT Institute, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035402438","display_name":"Bram Nauta","orcid":"https://orcid.org/0000-0001-6790-5873"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Bram Nauta","raw_affiliation_strings":["IC Design group, University of Twente, Enschede, The Netherlands","IC Design group, CTIT Institute, University of Twente, Enschede, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"IC Design group, CTIT Institute, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":4.1438,"has_fulltext":true,"cited_by_count":31,"citation_normalized_percentile":{"value":0.94711031,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"49","issue":"7","first_page":"1514","last_page":"1524"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6337826251983643},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.548738420009613},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.5097708106040955},{"id":"https://openalex.org/keywords/stage","display_name":"Stage (stratigraphy)","score":0.4767378568649292},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.469562292098999},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.4662427306175232},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43231311440467834},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4207629859447479},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4064694046974182},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3365618586540222},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3074571192264557},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.21137118339538574},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.1465815007686615},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14393392205238342},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.11617758870124817}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6337826251983643},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.548738420009613},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.5097708106040955},{"id":"https://openalex.org/C146357865","wikidata":"https://www.wikidata.org/wiki/Q1123245","display_name":"Stage (stratigraphy)","level":2,"score":0.4767378568649292},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.469562292098999},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.4662427306175232},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43231311440467834},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4207629859447479},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4064694046974182},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3365618586540222},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3074571192264557},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.21137118339538574},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.1465815007686615},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14393392205238342},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.11617758870124817},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/jssc.2014.2317780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2317780","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:ris.utwente.nl:openaire/fdcec86f-1165-4b92-875b-89489bbc452e","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/fdcec86f-1165-4b92-875b-89489bbc452e","pdf_url":"https://ris.utwente.nl/ws/files/6865174/H._Ma_IEEE_JSSC_July_2014.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ma, H, van der Zee, R & Nauta, B 2014, 'Design and analysis of a high-efficiencyv high-voltage class-D power output stage', IEEE journal of solid-state circuits, vol. 49, no. 7, pp. 1514-1524. https://doi.org/10.1109/JSSC.2014.2317780","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:ris.utwente.nl:publications/fdcec86f-1165-4b92-875b-89489bbc452e","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:openaire/fdcec86f-1165-4b92-875b-89489bbc452e","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/fdcec86f-1165-4b92-875b-89489bbc452e","pdf_url":"https://ris.utwente.nl/ws/files/6865174/H._Ma_IEEE_JSSC_July_2014.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ma, H, van der Zee, R & Nauta, B 2014, 'Design and analysis of a high-efficiencyv high-voltage class-D power output stage', IEEE journal of solid-state circuits, vol. 49, no. 7, pp. 1514-1524. https://doi.org/10.1109/JSSC.2014.2317780","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334893","display_name":"Stichting voor de Technische Wetenschappen","ror":"https://ror.org/057tq3593"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2100748497.pdf","grobid_xml":"https://content.openalex.org/works/W2100748497.grobid-xml"},"referenced_works_count":22,"referenced_works":["https://openalex.org/W145526318","https://openalex.org/W1972409844","https://openalex.org/W1985184250","https://openalex.org/W1992046422","https://openalex.org/W2032919259","https://openalex.org/W2061808932","https://openalex.org/W2063769571","https://openalex.org/W2097600584","https://openalex.org/W2099944833","https://openalex.org/W2108488487","https://openalex.org/W2124907472","https://openalex.org/W2134485894","https://openalex.org/W2137869037","https://openalex.org/W2140730776","https://openalex.org/W2144362736","https://openalex.org/W2144832222","https://openalex.org/W2150601509","https://openalex.org/W2152661597","https://openalex.org/W2170147187","https://openalex.org/W2171648442","https://openalex.org/W6643369327","https://openalex.org/W6680579576"],"related_works":["https://openalex.org/W2104300577","https://openalex.org/W2771786520","https://openalex.org/W2810180604","https://openalex.org/W2944964251","https://openalex.org/W2012754971","https://openalex.org/W44660823","https://openalex.org/W2034653092","https://openalex.org/W2168200057","https://openalex.org/W2101030291","https://openalex.org/W2539048457"],"abstract_inverted_index":{"The":[0],"analysis":[1],"and":[2,43,53],"design":[3,12],"of":[4],"a":[5,14],"highly-efficient":[6],"80":[7],"V":[8],"class-D":[9,66],"power":[10,67],"stage":[11,68],"in":[13,69],"0.14":[15],"\u03bcm":[16],"SOI-based":[17],"BCD":[18],"process":[19],"is":[20],"described.":[21],"It":[22],"features":[23],"immunity":[24],"to":[25],"the":[26,40,64,70],"on-chip":[27],"supply":[28],"bounce,":[29],"realized":[30,71],"by":[31],"internally":[32],"regulated":[33],"floating":[34],"supplies,":[35],"variable":[36],"driving":[37],"strength":[38],"for":[39,63],"gate":[41],"driver,":[42],"an":[44],"efficient":[45],"2-step":[46],"level":[47],"shifter":[48],"design.":[49],"Fast":[50],"switching":[51,55],"transition":[52],"low":[54],"loss":[56],"are":[57],"achieved":[58],"with":[59],"94%":[60],"peak":[61],"efficiency":[62],"complete":[65],"chip.":[72]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}