{"id":"https://openalex.org/W2056851201","doi":"https://doi.org/10.1109/jssc.2014.2316231","title":"Design Considerations for a 6 Bit 20 GS/s SiGe BiCMOS Flash ADC Without Track-and-Hold","display_name":"Design Considerations for a 6 Bit 20 GS/s SiGe BiCMOS Flash ADC Without Track-and-Hold","publication_year":2014,"publication_date":"2014-04-30","ids":{"openalex":"https://openalex.org/W2056851201","doi":"https://doi.org/10.1109/jssc.2014.2316231","mag":"2056851201"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2014.2316231","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2316231","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102973559","display_name":"Philipp Ritter","orcid":"https://orcid.org/0000-0003-0070-6946"},"institutions":[{"id":"https://openalex.org/I91712215","display_name":"Saarland University","ror":"https://ror.org/01jdpyv68","country_code":"DE","type":"education","lineage":["https://openalex.org/I91712215"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Philipp Ritter","raw_affiliation_strings":["Chair of Electronics and Circuits, Saarland University, Saarbr\u00fccken, Germany","[Chair of Electronics and Circuits, Saarland University, Saarbr\u00fccken, Germany]"],"affiliations":[{"raw_affiliation_string":"Chair of Electronics and Circuits, Saarland University, Saarbr\u00fccken, Germany","institution_ids":["https://openalex.org/I91712215"]},{"raw_affiliation_string":"[Chair of Electronics and Circuits, Saarland University, Saarbr\u00fccken, Germany]","institution_ids":["https://openalex.org/I91712215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024958235","display_name":"St\u00e9phane Le Tual","orcid":null},"institutions":[{"id":"https://openalex.org/I91712215","display_name":"Saarland University","ror":"https://ror.org/01jdpyv68","country_code":"DE","type":"education","lineage":["https://openalex.org/I91712215"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["DE","FR"],"is_corresponding":false,"raw_author_name":"Stephane Le Tual","raw_affiliation_strings":["STmicroelectronics, Crolles, France","Electron. & Circuits, Saarland Univ., Saarbru\u0308cken, Germany"],"affiliations":[{"raw_affiliation_string":"STmicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"Electron. & Circuits, Saarland Univ., Saarbru\u0308cken, Germany","institution_ids":["https://openalex.org/I91712215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011435361","display_name":"Bruno Allard","orcid":"https://orcid.org/0000-0001-8547-5483"},"institutions":[{"id":"https://openalex.org/I4210145913","display_name":"Laboratoire Amp\u00e8re","ror":"https://ror.org/04xbczw40","country_code":"FR","type":"facility","lineage":["https://openalex.org/I100532134","https://openalex.org/I112936343","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I4210095849","https://openalex.org/I4210145913","https://openalex.org/I48430043"]},{"id":"https://openalex.org/I48430043","display_name":"Institut National des Sciences Appliqu\u00e9es de Lyon","ror":"https://ror.org/050jn9y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I203339264","https://openalex.org/I48430043"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bruno Allard","raw_affiliation_strings":["INSA Lyon, Ampere Lab, Villeurbanne, France","Ampere Lab., INSA Lyon, Villeurbanne, France"],"affiliations":[{"raw_affiliation_string":"INSA Lyon, Ampere Lab, Villeurbanne, France","institution_ids":["https://openalex.org/I4210145913","https://openalex.org/I48430043"]},{"raw_affiliation_string":"Ampere Lab., INSA Lyon, Villeurbanne, France","institution_ids":["https://openalex.org/I48430043"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077620562","display_name":"Michael M\u00f6ller","orcid":"https://orcid.org/0000-0001-8713-4420"},"institutions":[{"id":"https://openalex.org/I91712215","display_name":"Saarland University","ror":"https://ror.org/01jdpyv68","country_code":"DE","type":"education","lineage":["https://openalex.org/I91712215"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Moller","raw_affiliation_strings":["Chair of Electronics and Circuits, Saarland University, Saarbr\u00fccken, Germany","[Chair of Electronics and Circuits, Saarland University, Saarbr\u00fccken, Germany]"],"affiliations":[{"raw_affiliation_string":"Chair of Electronics and Circuits, Saarland University, Saarbr\u00fccken, Germany","institution_ids":["https://openalex.org/I91712215"]},{"raw_affiliation_string":"[Chair of Electronics and Circuits, Saarland University, Saarbr\u00fccken, Germany]","institution_ids":["https://openalex.org/I91712215"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102973559"],"corresponding_institution_ids":["https://openalex.org/I91712215"],"apc_list":null,"apc_paid":null,"fwci":1.4946,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.81629203,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"49","issue":"9","first_page":"1886","last_page":"1894"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.9494068622589111},{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.9284223318099976},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5797092318534851},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.5650761127471924},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5640096068382263},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.5511816740036011},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.5282142758369446},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.525482714176178},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.5057289600372314},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5006616115570068},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.49814820289611816},{"id":"https://openalex.org/keywords/nyquist-frequency","display_name":"Nyquist frequency","score":0.47056910395622253},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.44501838088035583},{"id":"https://openalex.org/keywords/data-conversion","display_name":"Data conversion","score":0.42214053869247437},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.4100552201271057},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34188008308410645},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.317638099193573},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30823659896850586},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.2984248995780945},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2522318363189697},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.20517143607139587},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.20167943835258484},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1975427269935608},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17568552494049072},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12048116326332092}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.9494068622589111},{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.9284223318099976},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5797092318534851},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.5650761127471924},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5640096068382263},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.5511816740036011},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.5282142758369446},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.525482714176178},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.5057289600372314},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5006616115570068},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.49814820289611816},{"id":"https://openalex.org/C98273374","wikidata":"https://www.wikidata.org/wiki/Q1501757","display_name":"Nyquist frequency","level":3,"score":0.47056910395622253},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.44501838088035583},{"id":"https://openalex.org/C1232282","wikidata":"https://www.wikidata.org/wiki/Q1783551","display_name":"Data conversion","level":2,"score":0.42214053869247437},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.4100552201271057},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34188008308410645},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.317638099193573},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30823659896850586},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.2984248995780945},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2522318363189697},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.20517143607139587},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.20167943835258484},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1975427269935608},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17568552494049072},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12048116326332092},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2014.2316231","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2316231","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1969942404","https://openalex.org/W1993154743","https://openalex.org/W2001968606","https://openalex.org/W2119119508","https://openalex.org/W2134179788","https://openalex.org/W2137219772","https://openalex.org/W2139000522","https://openalex.org/W2139150864","https://openalex.org/W2144913422","https://openalex.org/W2145458182","https://openalex.org/W2146920097","https://openalex.org/W6648237786","https://openalex.org/W6680466484"],"related_works":["https://openalex.org/W1633714019","https://openalex.org/W1583883039","https://openalex.org/W2075272804","https://openalex.org/W3202980289","https://openalex.org/W4231354993","https://openalex.org/W2592701327","https://openalex.org/W2084760374","https://openalex.org/W2799308884","https://openalex.org/W2155322227","https://openalex.org/W2381982958"],"abstract_inverted_index":{"A":[0],"novel":[1],"comparator":[2],"placing":[3],"scheme":[4],"and":[5,42,58,72,83,93,142],"reference":[6,20],"ladder":[7],"concept":[8],"are":[9,74,96,118],"presented":[10],"for":[11,86,165],"flash":[12],"analog-to-digital":[13],"converters":[14],"(ADC),":[15],"that":[16,106],"minimize":[17],"the":[18,35,39,44,68,80,87,113,152],"dynamic":[19,91],"voltage":[21],"distortions":[22],"at":[23],"high":[24],"signal":[25,50,140],"speed.":[26],"No":[27],"track-and-hold":[28],"or":[29,128],"time":[30],"interleaving":[31],"is":[32,51,103,155],"used":[33],"in":[34,98,107],"ADC,":[36],"which":[37,161],"reduces":[38],"design":[40,84],"complexity":[41],"minimizes":[43],"conversion":[45,153,159],"latency.":[46],"The":[47,70,100,123],"data":[48],"input":[49],"buffered":[52],"by":[53,60,112],"an":[54,130],"emitter":[55],"follower":[56],"(EF)":[57],"distributed":[59],"a":[61,163],"passive":[62],"transmission":[63],"line":[64],"(TML)":[65],"tree":[66,102],"to":[67,79,137],"comparators.":[69],"EF":[71],"comparators":[73,114],"systematically":[75],"optimized":[76],"with":[77],"respect":[78],"energy":[81],"efficiency":[82,154],"considerations":[85],"trade":[88],"off":[89],"between":[90],"linearity":[92],"power":[94,150],"dissipation":[95,151],"given":[97],"detail.":[99],"TML":[101],"designed":[104],"such":[105],"spite":[108],"of":[109,149],"inhomogeneous":[110],"loading":[111],"equal":[115],"transfer":[116],"functions":[117],"achieved":[119],"along":[120],"all":[121],"paths.":[122],"ADC":[124],"achieves":[125],"without":[126],"calibration":[127],"correction":[129],"effective":[131],"resolution":[132],"beyond":[133,168],"3.7":[134],"bits":[135],"up":[136],"10":[138,169],"GHz":[139],"frequency":[141],"20":[143],"GS/s":[144,170],"sampling.":[145],"With":[146],"1.0":[147],"W":[148],"3.9":[156],"pJ":[157],"per":[158],"step,":[160],"sets":[162],"record":[164],"single-core":[166],"ADCs":[167],"Nyquist":[171],"rate.":[172]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}