{"id":"https://openalex.org/W2035526941","doi":"https://doi.org/10.1109/jssc.2014.2312412","title":"A 9.2 GHz Digital Phase-Locked Loop With Peaking-Free Transfer Function","display_name":"A 9.2 GHz Digital Phase-Locked Loop With Peaking-Free Transfer Function","publication_year":2014,"publication_date":"2014-04-03","ids":{"openalex":"https://openalex.org/W2035526941","doi":"https://doi.org/10.1109/jssc.2014.2312412","mag":"2035526941"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2014.2312412","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2312412","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024860679","display_name":"Sigang Ryu","orcid":"https://orcid.org/0000-0001-5307-8117"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sigang Ryu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","Dept. of Electr. & Comput. Eng., Seoul Nat. Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039689833","display_name":"Hwanseok Yeo","orcid":"https://orcid.org/0000-0001-8910-4532"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hwanseok Yeo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","Dept. of Electr. & Comput. Eng., Seoul Nat. Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102784518","display_name":"Yoontaek Lee","orcid":"https://orcid.org/0000-0001-9319-2889"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yoontaek Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","Dept. of Electr. & Comput. Eng., Seoul Nat. Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020187042","display_name":"Seuk Son","orcid":"https://orcid.org/0000-0003-4141-9425"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seuk Son","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","Dept. of Electr. & Comput. Eng., Seoul Nat. Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015393579","display_name":"Jaeha Kim","orcid":"https://orcid.org/0000-0003-2237-3134"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaeha Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","Dept. of Electr. & Comput. Eng., Seoul Nat. Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5024860679"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":2.7213,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.91132251,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"49","issue":"8","first_page":"1773","last_page":"1784"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.902761697769165},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7799491882324219},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.642211377620697},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.6203808784484863},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.5668528079986572},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.5357028841972351},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.5049956440925598},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48670175671577454},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.47591835260391235},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.4650363326072693},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4469435214996338},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.43332168459892273},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4318270683288574},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.43036991357803345},{"id":"https://openalex.org/keywords/variable-frequency-oscillator","display_name":"Variable-frequency oscillator","score":0.38161808252334595},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.35075968503952026},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32024848461151123},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.29016953706741333},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2622140645980835},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09263092279434204},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.08916714787483215}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.902761697769165},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7799491882324219},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.642211377620697},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.6203808784484863},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.5668528079986572},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.5357028841972351},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.5049956440925598},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48670175671577454},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.47591835260391235},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.4650363326072693},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4469435214996338},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.43332168459892273},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4318270683288574},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.43036991357803345},{"id":"https://openalex.org/C120164764","wikidata":"https://www.wikidata.org/wiki/Q705396","display_name":"Variable-frequency oscillator","level":4,"score":0.38161808252334595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.35075968503952026},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32024848461151123},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.29016953706741333},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2622140645980835},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09263092279434204},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.08916714787483215},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2014.2312412","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2312412","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.800000011920929,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1968175102","https://openalex.org/W2008857137","https://openalex.org/W2013552207","https://openalex.org/W2027706388","https://openalex.org/W2031380370","https://openalex.org/W2062952706","https://openalex.org/W2067333289","https://openalex.org/W2075854179","https://openalex.org/W2100029938","https://openalex.org/W2113608937","https://openalex.org/W2114287751","https://openalex.org/W2124140800","https://openalex.org/W2124390946","https://openalex.org/W2153267648","https://openalex.org/W2166624160","https://openalex.org/W2179692430","https://openalex.org/W2180973527","https://openalex.org/W6653364410"],"related_works":["https://openalex.org/W2218086155","https://openalex.org/W2152797058","https://openalex.org/W1491025498","https://openalex.org/W2160357327","https://openalex.org/W3081098926","https://openalex.org/W1691451471","https://openalex.org/W2288029899","https://openalex.org/W1968175102","https://openalex.org/W2106406109","https://openalex.org/W2185392790"],"abstract_inverted_index":{"A":[0,122],"9.2":[1,163],"GHz":[2,164],"digital":[3,26,72,147],"phase-locked":[4],"loop":[5,73,79,86],"(PLL)":[6],"that":[7],"realizes":[8],"a":[9,31,68,94,103,116,130,139,152,179],"peaking-free":[10,47],"jitter":[11,58,161],"transfer":[12,21],"function":[13,22],"is":[14,100,127,136],"presented.":[15,89],"In":[16],"other":[17],"words,":[18],"the":[19,24,35,63,78,84,92],"closed-loop":[20,32],"of":[23,71,83,105],"proposed":[25],"PLL":[27,36,65,148],"does":[28],"not":[29],"possess":[30],"zero":[33],"and":[34,81,119,165],"achieves":[37],"fast":[38],"settling":[39,168],"without":[40],"exhibiting":[41],"overshoots.":[42],"While":[43],"most":[44],"previously":[45],"reported":[46],"PLLs":[48],"require":[49],"additional":[50],"circuit":[51],"components":[52],"which":[53],"may":[54],"adversely":[55],"affect":[56],"clock":[57],"or":[59],"increase":[60],"hardware":[61],"complexity,":[62],"presented":[64],"requires":[66],"only":[67],"new":[69],"type":[70],"filter.":[74],"The":[75,146],"analysis":[76],"on":[77],"dynamics":[80],"design":[82],"optimal":[85],"filter":[87],"are":[88,113],"As":[90],"for":[91],"implementation,":[93],"low-power":[95],"linear":[96],"time-to-digital":[97],"converter":[98],"(TDC)":[99],"realized":[101],"with":[102,170],"set":[104,137],"three":[106],"binary":[107],"phase-frequency":[108],"detectors":[109],"whose":[110,134],"triggering":[111],"clocks":[112],"dithered":[114],"using":[115],"delta-sigma":[117],"modulator":[118],"phase":[120],"interpolators.":[121],"digitally":[123,143],"controlled":[124,144],"oscillator":[125,133],"(DCO)":[126],"implemented":[128],"as":[129],"transformer-tuned":[131],"LC":[132],"frequency":[135],"by":[138],"ratio":[140],"between":[141],"two":[142],"currents.":[145],"prototype,":[149],"fabricated":[150],"in":[151],"65":[153],"nm":[154],"CMOS,":[155],"demonstrates":[156],"1.2":[157,180],"ps":[158],"rms":[159],"integrated":[160],"at":[162,178],"1.58":[166],"\u03bcs":[167],"time":[169],"700":[171],"kHz":[172],"bandwidth":[173],"while":[174],"dissipating":[175],"63.9":[176],"mW":[177],"V":[181],"nominal":[182],"supply.":[183]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}