{"id":"https://openalex.org/W2165580659","doi":"https://doi.org/10.1109/jssc.2014.2301769","title":"A 12-bit 40 nm DAC Achieving SFDR &gt; 70 dB at 1.6 GS/s and IMD &amp;lt; &amp;#x2013;61dB at 2.8 GS/s With DEMDRZ Technique","display_name":"A 12-bit 40 nm DAC Achieving SFDR &gt; 70 dB at 1.6 GS/s and IMD &amp;lt; &amp;#x2013;61dB at 2.8 GS/s With DEMDRZ Technique","publication_year":2014,"publication_date":"2014-02-10","ids":{"openalex":"https://openalex.org/W2165580659","doi":"https://doi.org/10.1109/jssc.2014.2301769","mag":"2165580659"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2014.2301769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2301769","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110456808","display_name":"Wei-Te Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Te Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101473852","display_name":"Hung-Yi Huang","orcid":"https://orcid.org/0000-0002-1465-9995"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Yi Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056275655","display_name":"Tai-Haur Kuo","orcid":"https://orcid.org/0000-0002-5477-0583"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tai-Haur Kuo","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.2323,"has_fulltext":false,"cited_by_count":99,"citation_normalized_percentile":{"value":0.94374291,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"49","issue":"3","first_page":"708","last_page":"717"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.986937940120697},{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.6401766538619995},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.612509548664093},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.5828331112861633},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5746577382087708},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5652373433113098},{"id":"https://openalex.org/keywords/intermodulation","display_name":"Intermodulation","score":0.5354042053222656},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.5110419988632202},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5012214183807373},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.49288296699523926},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45901739597320557},{"id":"https://openalex.org/keywords/nyquist-frequency","display_name":"Nyquist frequency","score":0.4496932923793793},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.4227580428123474},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.4184938371181488},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.4180104732513428},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3952823281288147},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.25183865427970886},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25054067373275757},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.25005197525024414},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.124601811170578}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.986937940120697},{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.6401766538619995},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.612509548664093},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.5828331112861633},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5746577382087708},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5652373433113098},{"id":"https://openalex.org/C11773624","wikidata":"https://www.wikidata.org/wiki/Q2142232","display_name":"Intermodulation","level":4,"score":0.5354042053222656},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.5110419988632202},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5012214183807373},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.49288296699523926},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45901739597320557},{"id":"https://openalex.org/C98273374","wikidata":"https://www.wikidata.org/wiki/Q1501757","display_name":"Nyquist frequency","level":3,"score":0.4496932923793793},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.4227580428123474},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.4184938371181488},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.4180104732513428},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3952823281288147},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.25183865427970886},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25054067373275757},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.25005197525024414},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.124601811170578}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2014.2301769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2301769","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6800000071525574}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322214","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1501352045","https://openalex.org/W2048697158","https://openalex.org/W2099821219","https://openalex.org/W2129057069","https://openalex.org/W2131805104","https://openalex.org/W2139520010","https://openalex.org/W2140823559","https://openalex.org/W2144306575","https://openalex.org/W2145297550","https://openalex.org/W2170379642","https://openalex.org/W6681294276"],"related_works":["https://openalex.org/W2153793371","https://openalex.org/W3208292001","https://openalex.org/W2019115495","https://openalex.org/W3023578650","https://openalex.org/W3009663956","https://openalex.org/W2344067730","https://openalex.org/W2099679337","https://openalex.org/W2904869669","https://openalex.org/W1984454906","https://openalex.org/W4315707241"],"abstract_inverted_index":{"For":[0],"current-steering":[1],"digital-to-analog":[2],"converters":[3],"(DACs),":[4],"a":[5,58,122],"technique":[6],"utilizing":[7],"dynamic-element-matching":[8],"and":[9,21,33,37,43,77,100],"digital":[10],"return-to-zero,":[11],"called":[12],"DEMDRZ,":[13],"is":[14,35,65,133,139],"proposed":[15],"to":[16],"simultaneously":[17],"suppress":[18],"the":[19,27,38,55,92,108,131,151],"mismatch-":[20],"transient-induced":[22],"nonlinearity.":[23],"In":[24],"doing":[25],"so,":[26],"usage":[28],"of":[29,130,143],"small-sized":[30],"current":[31,147],"sources":[32],"switches":[34],"possible,":[36],"spurious-free":[39],"dynamic":[40],"range":[41],"(SFDR)":[42],"intermodulation":[44],"distortion":[45],"(IMD)":[46],"for":[47,89,105],"high":[48],"signal":[49],"frequencies":[50],"can":[51],"be":[52],"improved.":[53],"With":[54],"DEMDRZ":[56],"technique,":[57],"12-bit":[59,146],"compact,":[60],"low-power,":[61],"high-speed,":[62],"high-resolution":[63],"DAC":[64,74,84,132,153],"implemented":[66,83,152],"in":[67],"TSMC":[68],"40":[69,119],"nm":[70],"CMOS":[71],"process.":[72],"The":[73,82,127],"architecture,":[75],"circuit,":[76],"layout":[78],"designs":[79],"are":[80],"presented.":[81],"achieves":[85],"70":[86],"dB":[87,103],"SFDR":[88],"signals":[90,106],"over":[91,107],"800":[93],"MHz":[94],"Nyquist":[95,111],"bandwidth":[96,112],"at":[97,113],"1.6":[98],"GS/s":[99],"<;":[101],"-61":[102],"IMD":[104],"1.4":[109],"GHz":[110],"2.8":[114],"GS/s.":[115],"Further,":[116],"it":[117],"dissipates":[118],"mW":[120],"with":[121,156],"single":[123],"1.2":[124],"V":[125],"supply.":[126],"active":[128],"area":[129],"0.016":[134],"mm":[135],"2":[136],",":[137],"which":[138],"less":[140],"than":[141],"6%":[142],"other":[144],"state-of-the-art":[145],"steering":[148],"DACs.":[149],"Furthermore,":[150],"performs":[154],"best":[155],"three":[157],"common":[158],"figure-of-merits":[159],"(FoMs).":[160]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":13},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}