{"id":"https://openalex.org/W1983587166","doi":"https://doi.org/10.1109/jssc.2014.2301760","title":"An Intuitive Analysis of Phase Noise Fundamental Limits Suitable for Benchmarking LC Oscillators","display_name":"An Intuitive Analysis of Phase Noise Fundamental Limits Suitable for Benchmarking LC Oscillators","publication_year":2014,"publication_date":"2014-02-11","ids":{"openalex":"https://openalex.org/W1983587166","doi":"https://doi.org/10.1109/jssc.2014.2301760","mag":"1983587166"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2014.2301760","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2301760","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042037326","display_name":"Marco Garampazzi","orcid":null},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Garampazzi","raw_affiliation_strings":["University of Pavia, Casorate Primo, PV, Italy","University of Pavia, Pavia / Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pavia, Casorate Primo, PV, Italy","institution_ids":["https://openalex.org/I25217355"]},{"raw_affiliation_string":"University of Pavia, Pavia / Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025591285","display_name":"S. Toso","orcid":"https://orcid.org/0000-0002-9114-8988"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stefano Dal Toso","raw_affiliation_strings":["Marvell, Pavia, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Marvell, Pavia, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019633952","display_name":"Antonio Liscidini","orcid":"https://orcid.org/0000-0003-0522-3097"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Antonio Liscidini","raw_affiliation_strings":["The Edward S. Rogers Sr. Department of Electrical & Computer Engineering, University of Toronto, Toronto, ON, Canada","Edward S. Rogers Sr.Dept. of Electr. & Comput. Eng., Univ. of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Edward S. Rogers Sr. Department of Electrical & Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Edward S. Rogers Sr.Dept. of Electr. & Comput. Eng., Univ. of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058145121","display_name":"Danilo Manstretta","orcid":"https://orcid.org/0000-0001-6085-2668"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Danilo Manstretta","raw_affiliation_strings":["University of Pavia, Casorate Primo, PV, Italy","University of Pavia, Pavia / Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pavia, Casorate Primo, PV, Italy","institution_ids":["https://openalex.org/I25217355"]},{"raw_affiliation_string":"University of Pavia, Pavia / Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091294593","display_name":"P. M\u00e9ndez","orcid":"https://orcid.org/0000-0003-4031-7937"},"institutions":[{"id":"https://openalex.org/I99682543","display_name":"University of Minho","ror":"https://ror.org/037wpkx04","country_code":"PT","type":"education","lineage":["https://openalex.org/I99682543"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"P. Mendez","raw_affiliation_strings":["Universidade do Minho, Guimar\u00e3es, Portugal","University of Minho, Guimar\u00e3es, Portugal#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade do Minho, Guimar\u00e3es, Portugal","institution_ids":["https://openalex.org/I99682543"]},{"raw_affiliation_string":"University of Minho, Guimar\u00e3es, Portugal#TAB#","institution_ids":["https://openalex.org/I99682543"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088952591","display_name":"L. Romano","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"L. Romano","raw_affiliation_strings":["Marvell, Pavia, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Marvell, Pavia, Italy","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100760496","display_name":"R. Castello","orcid":"https://orcid.org/0000-0002-8375-3862"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Rinaldo Castello","raw_affiliation_strings":["University of Pavia, Casorate Primo, PV, Italy","University of Pavia, Pavia / Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pavia, Casorate Primo, PV, Italy","institution_ids":["https://openalex.org/I25217355"]},{"raw_affiliation_string":"University of Pavia, Pavia / Italy","institution_ids":["https://openalex.org/I25217355"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.8692,"has_fulltext":false,"cited_by_count":91,"citation_normalized_percentile":{"value":0.95508211,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"49","issue":"3","first_page":"635","last_page":"645"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.686805248260498},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5908700227737427},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.5692223310470581},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5516843795776367},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.539983332157135},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5382537245750427},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5226733088493347},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5066717267036438},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.470816433429718},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1630696952342987},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1435266137123108},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08570194244384766}],"concepts":[{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.686805248260498},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5908700227737427},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.5692223310470581},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5516843795776367},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.539983332157135},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5382537245750427},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5226733088493347},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5066717267036438},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.470816433429718},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1630696952342987},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1435266137123108},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08570194244384766},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2014.2301760","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2301760","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W250087016","https://openalex.org/W1569638374","https://openalex.org/W1873805548","https://openalex.org/W1907766519","https://openalex.org/W1983554950","https://openalex.org/W1987471704","https://openalex.org/W1998668465","https://openalex.org/W2015308241","https://openalex.org/W2015740233","https://openalex.org/W2029110974","https://openalex.org/W2046678941","https://openalex.org/W2047205601","https://openalex.org/W2048192689","https://openalex.org/W2050645980","https://openalex.org/W2066120708","https://openalex.org/W2067999683","https://openalex.org/W2077056210","https://openalex.org/W2082211203","https://openalex.org/W2082739159","https://openalex.org/W2082927448","https://openalex.org/W2088606459","https://openalex.org/W2096682747","https://openalex.org/W2099064239","https://openalex.org/W2099801150","https://openalex.org/W2104340505","https://openalex.org/W2105614018","https://openalex.org/W2111079473","https://openalex.org/W2118415475","https://openalex.org/W2121741926","https://openalex.org/W2122426120","https://openalex.org/W2124340165","https://openalex.org/W2131182957","https://openalex.org/W2135143797","https://openalex.org/W2138328991","https://openalex.org/W2140004654","https://openalex.org/W2148366165","https://openalex.org/W2160723942","https://openalex.org/W2163805657","https://openalex.org/W2165450044","https://openalex.org/W4298334616","https://openalex.org/W6681863500"],"related_works":["https://openalex.org/W4238897586","https://openalex.org/W435179959","https://openalex.org/W2619091065","https://openalex.org/W2059640416","https://openalex.org/W1490753184","https://openalex.org/W2284465472","https://openalex.org/W2291782699","https://openalex.org/W1993948687","https://openalex.org/W2011676020","https://openalex.org/W2329895846"],"abstract_inverted_index":{"An":[0],"intuitive":[1],"yet":[2],"sufficiently":[3],"accurate":[4],"formulation":[5],"of":[6,10,18,49,82],"the":[7,42,45,52,80,83,90],"phase":[8],"noise":[9,38],"various":[11],"commonly":[12],"used":[13,31],"oscillators,":[14],"including":[15],"most":[16],"types":[17],"class-B":[19],"(standard,":[20],"AC-coupled":[21],"and":[22,26,30,51,92,95],"with":[23],"tail":[24],"filter)":[25],"class-C,":[27],"is":[28,55,97],"derived":[29,56],"to":[32,74],"compare":[33],"their":[34],"fundamental":[35],"limitations.":[36],"A":[37,85],"factor":[39],"that":[40,67],"represents":[41],"difference":[43],"between":[44,89],"maximum":[46],"achievable":[47],"Figure":[48],"Merit":[50],"actual":[53],"one":[54],"for":[57],"all":[58],"topologies":[59,72],"considered.":[60],"Measurements":[61],"on":[62],"a":[63],"dedicated":[64],"chip":[65],"prototype":[66],"integrates":[68],"two":[69],"high":[70],"performance":[71],"allow":[73],"verify,":[75],"in":[76],"an":[77],"unbiased":[78],"way,":[79],"accuracy":[81],"predictions.":[84],"very":[86],"good":[87],"agreement":[88],"model":[91],"both":[93],"simulation":[94],"measurement":[96],"obtained.":[98]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":14},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":1}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}
