{"id":"https://openalex.org/W1973824493","doi":"https://doi.org/10.1109/jssc.2014.2298455","title":"Layout Synthesis and Loop Parameter Optimization of a Low-Jitter All-Digital Pixel Clock Generator","display_name":"Layout Synthesis and Loop Parameter Optimization of a Low-Jitter All-Digital Pixel Clock Generator","publication_year":2014,"publication_date":"2014-03-01","ids":{"openalex":"https://openalex.org/W1973824493","doi":"https://doi.org/10.1109/jssc.2014.2298455","mag":"1973824493"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2014.2298455","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2298455","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102881639","display_name":"Wooseok Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"WooSeok Kim","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103247483","display_name":"Jaejin Park","orcid":"https://orcid.org/0009-0000-1919-3306"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaejin Park","raw_affiliation_strings":["Syst. LSI Bus. Unit, Samsung Electron., Yongin, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Syst. LSI Bus. Unit, Samsung Electron., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101850552","display_name":"Hojin Park","orcid":"https://orcid.org/0000-0001-5581-6427"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hojin Park","raw_affiliation_strings":["Syst. LSI Bus. Unit, Samsung Electron., Yongin, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Syst. LSI Bus. Unit, Samsung Electron., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.1438,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.94476912,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"49","issue":"3","first_page":"657","last_page":"672"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8511918783187866},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7980999946594238},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.6713297963142395},{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.5710245966911316},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.5638079047203064},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5540503859519958},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.5393360257148743},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5353337526321411},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4885340929031372},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47542861104011536},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4515853524208069},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4361836314201355},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4319304823875427},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41061896085739136},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2308444082736969},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1303984820842743},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.12766945362091064},{"id":"https://openalex.org/keywords/delay-line-oscillator","display_name":"Delay line oscillator","score":0.08584937453269958}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8511918783187866},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7980999946594238},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.6713297963142395},{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.5710245966911316},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.5638079047203064},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5540503859519958},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.5393360257148743},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5353337526321411},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4885340929031372},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47542861104011536},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4515853524208069},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4361836314201355},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4319304823875427},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41061896085739136},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2308444082736969},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1303984820842743},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.12766945362091064},{"id":"https://openalex.org/C26907483","wikidata":"https://www.wikidata.org/wiki/Q5253479","display_name":"Delay line oscillator","level":4,"score":0.08584937453269958},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2014.2298455","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2014.2298455","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1544882865","https://openalex.org/W1977891801","https://openalex.org/W2005342100","https://openalex.org/W2017690880","https://openalex.org/W2039041510","https://openalex.org/W2059166966","https://openalex.org/W2067333289","https://openalex.org/W2079269230","https://openalex.org/W2096434843","https://openalex.org/W2098709828","https://openalex.org/W2102168960","https://openalex.org/W2105813374","https://openalex.org/W2118565267","https://openalex.org/W2119080246","https://openalex.org/W2147533202","https://openalex.org/W2151494083","https://openalex.org/W2153743315","https://openalex.org/W2156757728","https://openalex.org/W2163268258","https://openalex.org/W2168433947","https://openalex.org/W4250400665","https://openalex.org/W6651488770","https://openalex.org/W6683250056"],"related_works":["https://openalex.org/W2128788517","https://openalex.org/W2085876299","https://openalex.org/W2301158783","https://openalex.org/W4295813049","https://openalex.org/W786718093","https://openalex.org/W2042364917","https://openalex.org/W4200390508","https://openalex.org/W1974775547","https://openalex.org/W2060839350","https://openalex.org/W2335677110"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,16,21,24,43,116,163,199],"dual-loop":[4,13,80],"ADPLL":[5],"suitable":[6],"for":[7],"video":[8],"pixel":[9,53],"clock":[10,54],"generation.":[11],"The":[12,87,153,166],"architecture":[14],"where":[15],"fast":[17],"subloop":[18],"works":[19],"as":[20],"DCO":[22,59,155],"inside":[23],"main":[25],"loop":[26,75,105],"is":[27,70,131,160,170,192],"chosen":[28],"since":[29],"it":[30],"can":[31],"efficiently":[32],"suppress":[33],"the":[34,52,56,74,79,83,93,100,103,108,112,134,149,182],"ring":[35],"oscillator":[36],"phase":[37,109],"noise.":[38],"In":[39],"order":[40],"to":[41,72,121,162],"satisfy":[42],"wide":[44],"tuning":[45],"range":[46],"and":[47,58,62,97,128],"fine":[48],"resolution":[49],"requirements":[50],"in":[51,106,148],"PLL,":[55],"TDC":[57],"with":[60,92,133,198],"two-step":[61],"bottom-up":[63],"control":[64],"are":[65],"employed.":[66],"An":[67],"s-domain":[68,95],"model":[69,96],"utilized":[71],"tune":[73],"parameters":[76],"so":[77],"that":[78,141],"PLL":[81,179],"has":[82,145],"optimum":[84],"jitter":[85,169],"performance.":[86],"measurement":[88],"results":[89],"match":[90],"well":[91],"proposed":[94],"clearly":[98],"show":[99],"effectiveness":[101],"of":[102,111,187],"dual":[104],"suppressing":[107],"noise":[110],"DCO.":[113],"We":[114],"propose":[115],"new":[117],"cell-based":[118],"layout":[119],"technique":[120],"avoid":[122],"performance":[123],"degradation":[124],"during":[125],"automatic":[126],"placement":[127],"routing,":[129],"which":[130,159],"compatible":[132],"conventional":[135],"digital":[136],"design":[137],"environment.":[138],"A":[139],"chip":[140],"occupies":[142],"0.032":[143],"mm2":[144],"been":[146],"fabricated":[147],"28-nm":[150],"CMOS":[151],"technology.":[152],"synthesized":[154],"shows":[156],"1.7-LSB":[157],"DNL":[158],"close":[161],"full-custom":[164],"layout.":[165],"rms":[167],"integrated":[168],"only":[171],"15":[172],"ps":[173],"at":[174,181,195],"250":[175,196],"MHz,":[176],"even":[177],"though":[178],"operates":[180],"extremely":[183],"low":[184],"input":[185],"frequency":[186],"100":[188],"kHz.":[189],"Power":[190],"consumption":[191],"3.1":[193],"mW":[194],"MHz":[197],"1.0-V":[200],"supply.":[201]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}